blob: 919876fd63659833bcc21f55b37d2af5f50fb570 [file] [log] [blame]
wdenke35745b2004-04-18 23:32:11 +00001/*
2 * (C) Copyright 2004
3 * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenke35745b2004-04-18 23:32:11 +00006 */
7
8#define SDRAM_DDR 1 /* is DDR */
9
wdenke35745b2004-04-18 23:32:11 +000010/* Settings for XLB = 132 MHz */
11#define SDRAM_MODE 0x018D0000
12#define SDRAM_EMODE 0x40090000
13#define SDRAM_CONTROL 0x705f0f00
14#define SDRAM_CONFIG1 0x73722930
15#define SDRAM_CONFIG2 0x47770000
16#define SDRAM_TAPDELAY 0x10000000