blob: 2a619f7377bdc2a1f3328bfbb9b49e5581df624e [file] [log] [blame]
Ilya Yanok0d19f6c2009-02-10 00:22:31 +01001/*
2 *
3 * (c) 2009 Emcraft Systems, Ilya Yanok <yanok@emcraft.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Ilya Yanok0d19f6c2009-02-10 00:22:31 +01006 */
7
8#ifndef QONG_FPGA_H
9#define QONG_FPGA_H
10
Ilya Yanok0d19f6c2009-02-10 00:22:31 +010011#define QONG_FPGA_CTRL_BASE CONFIG_FPGA_BASE
12#define QONG_FPGA_CTRL_VERSION (QONG_FPGA_CTRL_BASE + 0x00000000)
13#define QONG_FPGA_PERIPH_SIZE (1 << 24)
14
15#define QONG_FPGA_TCK_PIN 26
16#define QONG_FPGA_TMS_PIN 25
17#define QONG_FPGA_TDI_PIN 8
18#define QONG_FPGA_TDO_PIN 7
Stefano Babic45997e02010-03-29 16:43:39 +020019#define QONG_FPGA_RST_PIN 48
20#define QONG_FPGA_IRQ_PIN 40
Ilya Yanok0d19f6c2009-02-10 00:22:31 +010021
Stefano Babicb9eb3fd2010-06-29 11:48:24 +020022int qong_fpga_init(void);
Ilya Yanok0d19f6c2009-02-10 00:22:31 +010023#endif /* QONG_FPGA_H */