blob: 9247720f8b6d8660ed0977f7467ac7edf76641a0 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +00002/*
3 * (C) Copyright 2013
4 * Texas Instruments Incorporated.
5 * Lokesh Vutla <lokeshvutla@ti.com>
6 *
7 * Configuration settings for the TI DRA7XX board.
Enric Balletbò i Serra3d657a02013-12-06 21:30:19 +01008 * See ti_omap5_common.h for omap5 common settings.
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +00009 */
10
11#ifndef __CONFIG_DRA7XX_EVM_H
12#define __CONFIG_DRA7XX_EVM_H
13
Sekhar Norif8437702016-11-25 14:25:54 +053014#include <environment/ti/dfu.h>
15
Lokesh Vutla706dd342015-06-04 16:42:38 +053016#define CONFIG_IODELAY_RECALIBRATION
Lokesh Vutla706dd342015-06-04 16:42:38 +053017
Lokesh Vutla212425b2016-03-08 09:18:07 +053018#define CONFIG_VERY_BIG_RAM
Lokesh Vutla212425b2016-03-08 09:18:07 +053019#define CONFIG_MAX_MEM_MAPPED 0x80000000
20
Tom Rini79b079f2014-04-03 07:52:56 -040021#ifndef CONFIG_QSPI_BOOT
Lokesh Vutlad3d33da2013-08-23 17:27:04 +053022/* MMC ENV related defines */
Tom Rini79b079f2014-04-03 07:52:56 -040023#endif
Tom Rini9552ee32013-04-05 06:21:45 +000024
Minal Shaha13cbf52013-10-04 14:52:02 -040025#if (CONFIG_CONS_INDEX == 1)
Sam Protsenkoadc097e2019-07-12 20:38:12 +030026#define CONSOLEDEV "ttyS0"
Minal Shaha13cbf52013-10-04 14:52:02 -040027#elif (CONFIG_CONS_INDEX == 3)
Sam Protsenkoadc097e2019-07-12 20:38:12 +030028#define CONSOLEDEV "ttyS2"
Minal Shaha13cbf52013-10-04 14:52:02 -040029#endif
30#define CONFIG_SYS_NS16550_COM1 UART1_BASE /* Base EVM has UART0 */
31#define CONFIG_SYS_NS16550_COM2 UART2_BASE /* UART2 */
32#define CONFIG_SYS_NS16550_COM3 UART3_BASE /* UART3 */
Lokesh Vutla97405d82013-05-30 03:19:38 +000033
34#define CONFIG_SYS_OMAP_ABE_SYSCK
Dan Murphy45dbbf22013-06-11 11:22:30 -050035
Tom Rini08520bf2015-06-12 20:52:29 -040036#ifndef CONFIG_SPL_BUILD
Kishon Vijay Abraham I7a5a3e32015-02-23 18:40:20 +053037#define DFUARGS \
38 "dfu_bufsiz=0x10000\0" \
39 DFU_ALT_INFO_MMC \
40 DFU_ALT_INFO_EMMC \
Vignesh R5486d062015-10-20 15:22:01 +053041 DFU_ALT_INFO_RAM \
42 DFU_ALT_INFO_QSPI
Tom Rini08520bf2015-06-12 20:52:29 -040043#endif
Dileep Kattabe17d392015-03-25 04:04:50 +053044
B, Ravicdb18082016-07-28 17:39:18 +053045#ifdef CONFIG_SPL_BUILD
Andrew F. Davis6536ca42019-01-17 13:43:02 -060046#ifdef CONFIG_SPL_DFU
B, Ravicdb18082016-07-28 17:39:18 +053047#define DFUARGS \
48 "dfu_bufsiz=0x10000\0" \
49 DFU_ALT_INFO_RAM
50#endif
51#endif
52
Enric Balletbò i Serra3d657a02013-12-06 21:30:19 +010053#include <configs/ti_omap5_common.h>
Dan Murphy45dbbf22013-06-11 11:22:30 -050054
Tom Rini2efa79a2014-01-21 17:15:08 -050055/* Enhance our eMMC support / experience. */
Lubomir Popov8065a4e2014-11-10 18:14:18 +020056#define CONFIG_HSMMC2_8BIT
Tom Rini2efa79a2014-01-21 17:15:08 -050057
Tom Rini79b079f2014-04-03 07:52:56 -040058/*
59 * Default to using SPI for environment, etc.
B, Ravi279dcd82016-09-26 18:21:13 +053060 * 0x000000 - 0x040000 : QSPI.SPL (256KiB)
Tom Rini79b079f2014-04-03 07:52:56 -040061 * 0x040000 - 0x140000 : QSPI.u-boot (1MiB)
62 * 0x140000 - 0x1C0000 : QSPI.u-boot-spl-os (512KiB)
63 * 0x1C0000 - 0x1D0000 : QSPI.u-boot-env (64KiB)
64 * 0x1D0000 - 0x1E0000 : QSPI.u-boot-env.backup1 (64KiB)
65 * 0x1E0000 - 0x9E0000 : QSPI.kernel (8MiB)
66 * 0x9E0000 - 0x2000000 : USERLAND
67 */
68#define CONFIG_SYS_SPI_KERNEL_OFFS 0x1E0000
69#define CONFIG_SYS_SPI_ARGS_OFFS 0x140000
70#define CONFIG_SYS_SPI_ARGS_SIZE 0x80000
Tom Rini79b079f2014-04-03 07:52:56 -040071
Matt Porter247cdf02013-10-07 15:53:03 +053072/* SPI SPL */
Matt Porter247cdf02013-10-07 15:53:03 +053073
pekon gupta54a97d22014-07-22 16:03:23 +053074/* NAND support */
Miquel Raynal88718be2019-10-03 19:50:03 +020075#ifdef CONFIG_MTD_RAW_NAND
pekon gupta54a97d22014-07-22 16:03:23 +053076/* NAND: device related configs */
pekon gupta54a97d22014-07-22 16:03:23 +053077/* NAND: driver related configs */
pekon gupta54a97d22014-07-22 16:03:23 +053078#define CONFIG_SYS_NAND_ECCPOS { 2, 3, 4, 5, 6, 7, 8, 9, \
79 10, 11, 12, 13, 14, 15, 16, 17, \
80 18, 19, 20, 21, 22, 23, 24, 25, \
81 26, 27, 28, 29, 30, 31, 32, 33, \
82 34, 35, 36, 37, 38, 39, 40, 41, \
83 42, 43, 44, 45, 46, 47, 48, 49, \
84 50, 51, 52, 53, 54, 55, 56, 57, }
85#define CONFIG_SYS_NAND_ECCSIZE 512
86#define CONFIG_SYS_NAND_ECCBYTES 14
Miquel Raynal88718be2019-10-03 19:50:03 +020087#endif /* !CONFIG_MTD_RAW_NAND */
pekon gupta54a97d22014-07-22 16:03:23 +053088
pekon gupta93526972014-07-22 16:03:24 +053089/* Parallel NOR Support */
90#if defined(CONFIG_NOR)
91/* NOR: device related configs */
92#define CONFIG_SYS_MAX_FLASH_SECT 512
pekon gupta93526972014-07-22 16:03:24 +053093#define CONFIG_SYS_FLASH_SIZE (64 * 1024 * 1024) /* 64 MB */
pekon gupta93526972014-07-22 16:03:24 +053094#define CONFIG_SYS_FLASH_BASE (0x08000000)
pekon gupta93526972014-07-22 16:03:24 +053095/* Reduce SPL size by removing unlikey targets */
pekon gupta93526972014-07-22 16:03:24 +053096#endif /* NOR support */
97
Lokesh Vutla3ef5ebe2013-02-17 23:34:35 +000098#endif /* __CONFIG_DRA7XX_EVM_H */