Blame - include/configs/lager.h - platform/external/u-boot

blob: 9c89b162309c55f5654e24e22c85510c9ba4b98c [file] [log] [blame]

Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	1	/*
				2	* include/configs/lager.h
				3	* This file is lager board configuration.
				4	*
Nobuhiro Iwamatsu	5ca6dfe	2014-11-10 14:34:07 +0900	[diff] [blame]	5	* Copyright (C) 2013, 2014 Renesas Electronics Corporation
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	6	*
				7	* SPDX-License-Identifier: GPL-2.0
				8	*/
				9
				10	#ifndef __LAGER_H
				11	#define __LAGER_H
				12
				13	#undef DEBUG
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	14	#define CONFIG_R8A7790
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	15	#define CONFIG_RMOBILE_BOARD_STRING "Lager"
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	16
Nobuhiro Iwamatsu	5ca6dfe	2014-11-10 14:34:07 +0900	[diff] [blame]	17	#include "rcar-gen2-common.h"
Nobuhiro Iwamatsu	d80149b	2014-03-31 15:22:31 +0900	[diff] [blame]	18
Nobuhiro Iwamatsu	fb6f600	2014-10-31 16:16:26 +0900	[diff] [blame]	19	#if defined(CONFIG_RMOBILE_EXTRAM_BOOT)
				20	#define CONFIG_SYS_TEXT_BASE 0xB0000000
				21	#else
Nobuhiro Iwamatsu	0e05b21	2014-01-08 10:32:22 +0900	[diff] [blame]	22	#define CONFIG_SYS_TEXT_BASE 0xE8080000
Nobuhiro Iwamatsu	fb6f600	2014-10-31 16:16:26 +0900	[diff] [blame]	23	#endif
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	24
				25	/* STACK */
Nobuhiro Iwamatsu	fb6f600	2014-10-31 16:16:26 +0900	[diff] [blame]	26	#if defined(CONFIGF_RMOBILE_EXTRAM_BOOT)
				27	#define CONFIG_SYS_INIT_SP_ADDR 0xB003FFFC
				28	#else
				29	#define CONFIG_SYS_INIT_SP_ADDR 0xE827FFFC
				30	#endif
				31	#define STACK_AREA_SIZE 0xC000
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	32	#define LOW_LEVEL_MERAM_STACK \
				33	(CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
				34
				35	/* MEMORY */
Nobuhiro Iwamatsu	5ca6dfe	2014-11-10 14:34:07 +0900	[diff] [blame]	36	#define RCAR_GEN2_SDRAM_BASE 0x40000000
				37	#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
				38	#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	39
				40	/* SCIF */
				41	#define CONFIG_SCIF_CONSOLE
				42	#define CONFIG_CONS_SCIF0
Nobuhiro Iwamatsu	c252d64	2014-07-28 08:35:05 +0900	[diff] [blame]	43	#define CONFIG_SCIF_USE_EXT_CLK
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	44
Nobuhiro Iwamatsu	5ca6dfe	2014-11-10 14:34:07 +0900	[diff] [blame]	45	/* SPI */
Nobuhiro Iwamatsu	0e05b21	2014-01-08 10:32:22 +0900	[diff] [blame]	46	#define CONFIG_SPI
				47	#define CONFIG_SPI_FLASH_BAR
				48	#define CONFIG_SH_QSPI
				49	#define CONFIG_SPI_FLASH
				50	#define CONFIG_SPI_FLASH_SPANSION
				51	#define CONFIG_SYS_NO_FLASH
				52
Nobuhiro Iwamatsu	23565c6	2013-10-20 20:28:24 +0900	[diff] [blame]	53	/* SH Ether */
				54	#define CONFIG_NET_MULTI
				55	#define CONFIG_SH_ETHER
				56	#define CONFIG_SH_ETHER_USE_PORT 0
				57	#define CONFIG_SH_ETHER_PHY_ADDR 0x1
				58	#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
				59	#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
				60	#define CONFIG_SH_ETHER_CACHE_WRITEBACK
				61	#define CONFIG_SH_ETHER_CACHE_INVALIDATE
				62	#define CONFIG_PHYLIB
				63	#define CONFIG_PHY_MICREL
				64	#define CONFIG_BITBANGMII
				65	#define CONFIG_BITBANGMII_MULTI
				66
Nobuhiro Iwamatsu	b9107ad	2013-09-30 10:08:40 +0900	[diff] [blame]	67	/* I2C */
				68	#define CONFIG_SYS_I2C
				69	#define CONFIG_SYS_I2C_RCAR
Nobuhiro Iwamatsu	b9107ad	2013-09-30 10:08:40 +0900	[diff] [blame]	70	#define CONFIG_SYS_RCAR_I2C0_SPEED 400000
Nobuhiro Iwamatsu	b9107ad	2013-09-30 10:08:40 +0900	[diff] [blame]	71	#define CONFIG_SYS_RCAR_I2C1_SPEED 400000
Nobuhiro Iwamatsu	b9107ad	2013-09-30 10:08:40 +0900	[diff] [blame]	72	#define CONFIG_SYS_RCAR_I2C2_SPEED 400000
Nobuhiro Iwamatsu	b9107ad	2013-09-30 10:08:40 +0900	[diff] [blame]	73	#define CONFIG_SYS_RCAR_I2C3_SPEED 400000
				74	#define CONFIF_SYS_RCAR_I2C_NUM_CONTROLLERS 4
				75
Nobuhiro Iwamatsu	b9986be	2013-10-10 09:13:41 +0900	[diff] [blame]	76	#define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */
				77
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	78	/* Board Clock */
Nobuhiro Iwamatsu	b1f78a2	2014-03-31 14:03:07 +0900	[diff] [blame]	79	#define RMOBILE_XTAL_CLK 20000000u
				80	#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
				81	#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) /* EXT / 2 */
				82	#define CONFIG_PLL1_CLK_FREQ (CONFIG_SYS_CLK_FREQ * 156 / 2)
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	83	#define CONFIG_PLL1_DIV2_CLK_FREQ (CONFIG_PLL1_CLK_FREQ / 2)
				84	#define CONFIG_MP_CLK_FREQ (CONFIG_PLL1_DIV2_CLK_FREQ / 15)
Nobuhiro Iwamatsu	b9107ad	2013-09-30 10:08:40 +0900	[diff] [blame]	85	#define CONFIG_HP_CLK_FREQ (CONFIG_PLL1_CLK_FREQ / 12)
Nobuhiro Iwamatsu	c33e4f1	2014-07-28 08:11:21 +0900	[diff] [blame]	86	#define CONFIG_SH_SCIF_CLK_FREQ 14745600 /* External Clock */
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	87
				88	#define CONFIG_SYS_TMU_CLK_DIV 4
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	89
Nobuhiro Iwamatsu	5c4bb96	2014-03-27 14:14:58 +0900	[diff] [blame]	90	/* USB */
				91	#define CONFIG_USB_EHCI
				92	#define CONFIG_USB_EHCI_RMOBILE
Nobuhiro Iwamatsu	5906fad	2014-07-28 15:29:31 +0900	[diff] [blame]	93	#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
Nobuhiro Iwamatsu	5c4bb96	2014-03-27 14:14:58 +0900	[diff] [blame]	94	#define CONFIG_USB_STORAGE
				95
Nobuhiro Iwamatsu	8e2e588	2014-12-02 16:52:24 +0900	[diff] [blame^]	96	/* Module stop status bits */
				97	/* INTC-RT */
				98	#define CONFIG_SMSTP0_ENA 0x00400000
				99	/* MSIF */
				100	#define CONFIG_SMSTP2_ENA 0x00002000
				101	/* INTC-SYS, IRQC */
				102	#define CONFIG_SMSTP4_ENA 0x00000180
				103	/* SCIF0 */
				104	#define CONFIG_SMSTP7_ENA 0x00200000
				105
Nobuhiro Iwamatsu	f4ec452	2013-11-21 17:06:46 +0900	[diff] [blame]	106	#endif /* __LAGER_H */