blob: 07bc1ec719989903d7166b15bef2a9016f49818f [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Marek Vasutbd390502017-07-21 23:15:21 +02002/*
3 * board/renesas/ulcb/ulcb.c
4 * This file is ULCB board support.
5 *
6 * Copyright (C) 2017 Renesas Electronics Corporation
Marek Vasutbd390502017-07-21 23:15:21 +02007 */
8
9#include <common.h>
Simon Glass4d72caa2020-05-10 11:40:01 -060010#include <image.h>
Simon Glass691d7192020-05-10 11:40:02 -060011#include <init.h>
Marek Vasutbd390502017-07-21 23:15:21 +020012#include <malloc.h>
13#include <netdev.h>
14#include <dm.h>
15#include <dm/platform_data/serial_sh.h>
16#include <asm/processor.h>
17#include <asm/mach-types.h>
18#include <asm/io.h>
Simon Glasscd93d622020-05-10 11:40:13 -060019#include <linux/bitops.h>
Marek Vasutbd390502017-07-21 23:15:21 +020020#include <linux/errno.h>
21#include <asm/arch/sys_proto.h>
22#include <asm/gpio.h>
23#include <asm/arch/gpio.h>
24#include <asm/arch/rmobile.h>
25#include <asm/arch/rcar-mstp.h>
26#include <asm/arch/sh_sdhi.h>
27#include <i2c.h>
28#include <mmc.h>
29
30DECLARE_GLOBAL_DATA_PTR;
31
Marek Vasutbd390502017-07-21 23:15:21 +020032void s_init(void)
33{
Marek Vasutbd390502017-07-21 23:15:21 +020034}
35
Marek Vasutbd390502017-07-21 23:15:21 +020036#define DVFS_MSTP926 BIT(26)
Marek Vasutef603232017-09-12 19:07:22 +020037#define HSUSB_MSTP704 BIT(4) /* HSUSB */
Marek Vasutbd390502017-07-21 23:15:21 +020038
Marek Vasutbd390502017-07-21 23:15:21 +020039int board_early_init_f(void)
40{
Marek Vasutbd390502017-07-21 23:15:21 +020041#if defined(CONFIG_SYS_I2C) && defined(CONFIG_SYS_I2C_SH)
42 /* DVFS for reset */
Hiroyuki Yokoyamacf97b222018-09-26 16:00:09 +090043 mstp_clrbits_le32(SMSTPCR9, SMSTPCR9, DVFS_MSTP926);
Marek Vasutbd390502017-07-21 23:15:21 +020044#endif
45 return 0;
46}
47
Marek Vasutef603232017-09-12 19:07:22 +020048/* HSUSB block registers */
49#define HSUSB_REG_LPSTS 0xE6590102
50#define HSUSB_REG_LPSTS_SUSPM_NORMAL BIT(14)
51#define HSUSB_REG_UGCTRL2 0xE6590184
52#define HSUSB_REG_UGCTRL2_USB0SEL 0x30
53#define HSUSB_REG_UGCTRL2_USB0SEL_EHCI 0x10
54
Marek Vasutbd390502017-07-21 23:15:21 +020055int board_init(void)
56{
57 /* adress of boot parameters */
58 gd->bd->bi_boot_params = CONFIG_SYS_TEXT_BASE + 0x50000;
59
Marek Vasutbd390502017-07-21 23:15:21 +020060 /* USB1 pull-up */
61 setbits_le32(PFC_PUEN6, PUEN_USB1_OVC | PUEN_USB1_PWEN);
62
Marek Vasutef603232017-09-12 19:07:22 +020063 /* Configure the HSUSB block */
Hiroyuki Yokoyamacf97b222018-09-26 16:00:09 +090064 mstp_clrbits_le32(SMSTPCR7, SMSTPCR7, HSUSB_MSTP704);
Marek Vasutef603232017-09-12 19:07:22 +020065 /* Choice USB0SEL */
66 clrsetbits_le32(HSUSB_REG_UGCTRL2, HSUSB_REG_UGCTRL2_USB0SEL,
67 HSUSB_REG_UGCTRL2_USB0SEL_EHCI);
68 /* low power status */
69 setbits_le16(HSUSB_REG_LPSTS, HSUSB_REG_LPSTS_SUSPM_NORMAL);
70
Marek Vasut6f380852017-08-20 17:13:48 +020071 return 0;
Marek Vasutbd390502017-07-21 23:15:21 +020072}
Marek Vasutbd390502017-07-21 23:15:21 +020073
Marek Vasut04513802018-12-04 01:44:34 +010074#ifdef CONFIG_MULTI_DTB_FIT
75int board_fit_config_name_match(const char *name)
76{
77 /* PRR driver is not available yet */
78 u32 cpu_type = rmobile_get_cpu_type();
79
80 if ((cpu_type == RMOBILE_CPU_TYPE_R8A7795) &&
Marek Vasutc7d68122020-04-04 16:12:48 +020081 !strcmp(name, "r8a77950-ulcb-u-boot"))
Marek Vasut04513802018-12-04 01:44:34 +010082 return 0;
83
84 if ((cpu_type == RMOBILE_CPU_TYPE_R8A7796) &&
Marek Vasutc7d68122020-04-04 16:12:48 +020085 !strcmp(name, "r8a77960-ulcb-u-boot"))
Marek Vasut04513802018-12-04 01:44:34 +010086 return 0;
87
Marek Vasutc4ea43d2019-03-04 12:34:50 +010088 if ((cpu_type == RMOBILE_CPU_TYPE_R8A77965) &&
Marek Vasutc7d68122020-04-04 16:12:48 +020089 !strcmp(name, "r8a77965-ulcb-u-boot"))
Marek Vasutc4ea43d2019-03-04 12:34:50 +010090 return 0;
91
Marek Vasut04513802018-12-04 01:44:34 +010092 return -1;
93}
94#endif