blob: 7a5d86d2b7b840b79c6e81768971bd409bf8ea9d [file] [log] [blame]
Haiying Wang765547d2009-03-27 17:02:45 -04001/*
Kumar Galae5fe96b2011-01-04 18:04:01 -06002 * Copyright 2009-2011 Freescale Semiconductor, Inc.
Haiying Wang765547d2009-03-27 17:02:45 -04003 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23/*
24 * mpc8569mds board configuration file
25 */
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/* High Level Configuration Options */
30#define CONFIG_BOOKE 1 /* BOOKE */
31#define CONFIG_E500 1 /* BOOKE e500 family */
32#define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48/68 */
33#define CONFIG_MPC8569 1 /* MPC8569 specific */
34#define CONFIG_MPC8569MDS 1 /* MPC8569MDS board specific */
35
36#define CONFIG_FSL_ELBC 1 /* Has Enhance localbus controller */
37
Kumar Galae5fe96b2011-01-04 18:04:01 -060038#define CONFIG_SYS_SRIO
39#define CONFIG_SRIO1 /* SRIO port 1 */
40
Haiying Wang765547d2009-03-27 17:02:45 -040041#define CONFIG_PCI 1 /* Disable PCI/PCIE */
42#define CONFIG_PCIE1 1 /* PCIE controller */
43#define CONFIG_FSL_PCI_INIT 1 /* use common fsl pci init code */
44#define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */
45#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
46#define CONFIG_QE /* Enable QE */
47#define CONFIG_ENV_OVERWRITE
48#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
49
Haiying Wang765547d2009-03-27 17:02:45 -040050#ifndef __ASSEMBLY__
51extern unsigned long get_clock_freq(void);
52#endif
53/* Replace a call to get_clock_freq (after it is implemented)*/
Dave Liu67351042009-05-18 17:49:23 +080054#define CONFIG_SYS_CLK_FREQ 66666666
55#define CONFIG_DDR_CLK_FREQ CONFIG_SYS_CLK_FREQ
Haiying Wang765547d2009-03-27 17:02:45 -040056
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020057#ifdef CONFIG_ATM
Liu Yuc95d5412009-11-27 15:31:52 +080058#define CONFIG_PQ_MDS_PIB
59#define CONFIG_PQ_MDS_PIB_ATM
60#endif
61
Haiying Wang765547d2009-03-27 17:02:45 -040062/*
63 * These can be toggled for performance analysis, otherwise use default.
64 */
65#define CONFIG_L2_CACHE /* toggle L2 cache */
66#define CONFIG_BTB /* toggle branch predition */
67
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020068#ifdef CONFIG_NAND
Liu Yu674ef7b2010-01-18 19:03:28 +080069#define CONFIG_NAND_U_BOOT 1
70#define CONFIG_RAMBOOT_NAND 1
Haiying Wang96196a12010-11-10 15:37:13 -050071#ifdef CONFIG_NAND_SPL
72#define CONFIG_SYS_TEXT_BASE_SPL 0xfff00000
73#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE_SPL /* start of monitor */
74#else
Kumar Gala00203c62011-01-31 15:57:01 -060075#define CONFIG_SYS_LDSCRIPT $(TOPDIR)/$(CPUDIR)/u-boot-nand.lds
Wolfgang Denk2ae18242010-10-06 09:05:45 +020076#define CONFIG_SYS_TEXT_BASE 0xf8f82000
77#endif
Haiying Wang96196a12010-11-10 15:37:13 -050078#endif
Wolfgang Denk2ae18242010-10-06 09:05:45 +020079
80#ifndef CONFIG_SYS_TEXT_BASE
81#define CONFIG_SYS_TEXT_BASE 0xfff80000
Liu Yu674ef7b2010-01-18 19:03:28 +080082#endif
83
Haiying Wang96196a12010-11-10 15:37:13 -050084#ifndef CONFIG_SYS_MONITOR_BASE
85#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
86#endif
87
Haiying Wang765547d2009-03-27 17:02:45 -040088/*
89 * Only possible on E500 Version 2 or newer cores.
90 */
91#define CONFIG_ENABLE_36BIT_PHYS 1
92
93#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
Haiying Wang3aed5502010-09-29 13:31:35 -040094#define CONFIG_BOARD_EARLY_INIT_R 1
Anton Vorontsov7f52ed52009-10-15 17:47:06 +040095#define CONFIG_HWCONFIG
Haiying Wang765547d2009-03-27 17:02:45 -040096
97#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
98#define CONFIG_SYS_MEMTEST_END 0x00400000
99
100/*
Liu Yu674ef7b2010-01-18 19:03:28 +0800101 * Config the L2 Cache as L2 SRAM
102 */
103#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
104#define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
105#define CONFIG_SYS_L2_SIZE (512 << 10)
106#define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
107
Timur Tabie46fedf2011-08-04 18:03:41 -0500108#define CONFIG_SYS_CCSRBAR 0xe0000000
109#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
Haiying Wang765547d2009-03-27 17:02:45 -0400110
Kumar Gala8d22ddc2011-11-09 09:10:49 -0600111#if defined(CONFIG_NAND_SPL)
Timur Tabie46fedf2011-08-04 18:03:41 -0500112#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
Liu Yu674ef7b2010-01-18 19:03:28 +0800113#endif
114
Haiying Wang765547d2009-03-27 17:02:45 -0400115/* DDR Setup */
116#define CONFIG_FSL_DDR3
117#undef CONFIG_FSL_DDR_INTERACTIVE
118#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/
119#define CONFIG_DDR_SPD
Haiying Wang765547d2009-03-27 17:02:45 -0400120#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
121
122#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
123
124#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
125 /* DDR is system memory*/
126#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
127
128#define CONFIG_NUM_DDR_CONTROLLERS 1
129#define CONFIG_DIMM_SLOTS_PER_CTLR 1
130#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
131
132/* I2C addresses of SPD EEPROMs */
Kumar Galac39f44d2011-01-31 22:18:47 -0600133#define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
Haiying Wang765547d2009-03-27 17:02:45 -0400134
135/* These are used when DDR doesn't use SPD. */
136#define CONFIG_SYS_SDRAM_SIZE 1024 /* DDR is 1024MB */
137#define CONFIG_SYS_DDR_CS0_BNDS 0x0000003F
138#define CONFIG_SYS_DDR_CS0_CONFIG 0x80014202
139#define CONFIG_SYS_DDR_TIMING_3 0x00020000
140#define CONFIG_SYS_DDR_TIMING_0 0x00330004
141#define CONFIG_SYS_DDR_TIMING_1 0x6F6B4644
142#define CONFIG_SYS_DDR_TIMING_2 0x002888D0
143#define CONFIG_SYS_DDR_SDRAM_CFG 0x47000000
144#define CONFIG_SYS_DDR_SDRAM_CFG_2 0x04401040
145#define CONFIG_SYS_DDR_SDRAM_MODE 0x40401521
146#define CONFIG_SYS_DDR_SDRAM_MODE_2 0x8000C000
147#define CONFIG_SYS_DDR_SDRAM_INTERVAL 0x03E00000
148#define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
149#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL 0x01000000
150#define CONFIG_SYS_DDR_TIMING_4 0x00220001
151#define CONFIG_SYS_DDR_TIMING_5 0x03402400
152#define CONFIG_SYS_DDR_ZQ_CNTL 0x89080600
153#define CONFIG_SYS_DDR_WRLVL_CNTL 0x0655A604
154#define CONFIG_SYS_DDR_CDR_1 0x80040000
155#define CONFIG_SYS_DDR_CDR_2 0x00000000
156#define CONFIG_SYS_DDR_OCD_CTRL 0x00000000
157#define CONFIG_SYS_DDR_OCD_STATUS 0x00000000
158#define CONFIG_SYS_DDR_CONTROL 0xc7000000 /* Type = DDR3 */
159#define CONFIG_SYS_DDR_CONTROL2 0x24400000
160
161#define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d
162#define CONFIG_SYS_DDR_ERR_DIS 0x00000000
163#define CONFIG_SYS_DDR_SBE 0x00010000
164
165#undef CONFIG_CLOCKS_IN_MHZ
166
167/*
168 * Local Bus Definitions
169 */
170
171#define CONFIG_SYS_FLASH_BASE 0xfe000000 /* start of FLASH 32M */
172#define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
173
174#define CONFIG_SYS_BCSR_BASE 0xf8000000
175#define CONFIG_SYS_BCSR_BASE_PHYS CONFIG_SYS_BCSR_BASE
176
177/*Chip select 0 - Flash*/
Liu Yu674ef7b2010-01-18 19:03:28 +0800178#define CONFIG_FLASH_BR_PRELIM 0xfe000801
179#define CONFIG_FLASH_OR_PRELIM 0xfe000ff7
Haiying Wang765547d2009-03-27 17:02:45 -0400180
Haiying Wang399b53c2009-05-20 12:30:32 -0400181/*Chip select 1 - BCSR*/
Haiying Wang765547d2009-03-27 17:02:45 -0400182#define CONFIG_SYS_BR1_PRELIM 0xf8000801
183#define CONFIG_SYS_OR1_PRELIM 0xffffe9f7
184
Haiying Wang399b53c2009-05-20 12:30:32 -0400185/*Chip select 4 - PIB*/
186#define CONFIG_SYS_BR4_PRELIM 0xf8008801
187#define CONFIG_SYS_OR4_PRELIM 0xffffe9f7
188
189/*Chip select 5 - PIB*/
190#define CONFIG_SYS_BR5_PRELIM 0xf8010801
191#define CONFIG_SYS_OR5_PRELIM 0xffffe9f7
192
Haiying Wang765547d2009-03-27 17:02:45 -0400193#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
194#define CONFIG_SYS_MAX_FLASH_SECT 512 /* sectors per device */
195#undef CONFIG_SYS_FLASH_CHECKSUM
196#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
197#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
198
Kumar Galaa55bb832010-11-29 14:32:11 -0600199#if defined(CONFIG_RAMBOOT_NAND)
Liu Yu674ef7b2010-01-18 19:03:28 +0800200#define CONFIG_SYS_RAMBOOT
Kumar Galaa55bb832010-11-29 14:32:11 -0600201#define CONFIG_SYS_EXTRA_ENV_RELOC
Liu Yu674ef7b2010-01-18 19:03:28 +0800202#else
203#undef CONFIG_SYS_RAMBOOT
204#endif
205
Haiying Wang765547d2009-03-27 17:02:45 -0400206#define CONFIG_FLASH_CFI_DRIVER
207#define CONFIG_SYS_FLASH_CFI
208#define CONFIG_SYS_FLASH_EMPTY_INFO
209
Anton Vorontsova29155e2009-10-15 17:47:08 +0400210/* Chip select 3 - NAND */
Liu Yu674ef7b2010-01-18 19:03:28 +0800211#ifndef CONFIG_NAND_SPL
Anton Vorontsova29155e2009-10-15 17:47:08 +0400212#define CONFIG_SYS_NAND_BASE 0xFC000000
Liu Yu674ef7b2010-01-18 19:03:28 +0800213#else
214#define CONFIG_SYS_NAND_BASE 0xFFF00000
215#endif
216
217/* NAND boot: 4K NAND loader config */
218#define CONFIG_SYS_NAND_SPL_SIZE 0x1000
219#define CONFIG_SYS_NAND_U_BOOT_SIZE ((512 << 10) - 0x2000)
220#define CONFIG_SYS_NAND_U_BOOT_DST (CONFIG_SYS_INIT_L2_ADDR)
221#define CONFIG_SYS_NAND_U_BOOT_START \
222 (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_NAND_SPL_SIZE)
223#define CONFIG_SYS_NAND_U_BOOT_OFFS (0)
224#define CONFIG_SYS_NAND_U_BOOT_RELOC (CONFIG_SYS_INIT_L2_END - 0x2000)
225#define CONFIG_SYS_NAND_U_BOOT_RELOC_SP ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF)
226
Anton Vorontsova29155e2009-10-15 17:47:08 +0400227#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
228#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE, }
229#define CONFIG_SYS_MAX_NAND_DEVICE 1
230#define CONFIG_MTD_NAND_VERIFY_WRITE 1
231#define CONFIG_CMD_NAND 1
232#define CONFIG_NAND_FSL_ELBC 1
233#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
Matthew McClintocka3055c52011-04-05 14:39:33 -0500234#define CONFIG_SYS_NAND_BR_PRELIM (CONFIG_SYS_NAND_BASE_PHYS \
Anton Vorontsova29155e2009-10-15 17:47:08 +0400235 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
236 | BR_PS_8 /* Port Size = 8 bit */ \
237 | BR_MS_FCM /* MSEL = FCM */ \
238 | BR_V) /* valid */
Matthew McClintocka3055c52011-04-05 14:39:33 -0500239#define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \
Anton Vorontsova29155e2009-10-15 17:47:08 +0400240 | OR_FCM_CSCT \
241 | OR_FCM_CST \
242 | OR_FCM_CHT \
243 | OR_FCM_SCY_1 \
244 | OR_FCM_TRLX \
245 | OR_FCM_EHTR)
Liu Yu674ef7b2010-01-18 19:03:28 +0800246
247#ifdef CONFIG_RAMBOOT_NAND
Matthew McClintocka3055c52011-04-05 14:39:33 -0500248#define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */
249#define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_NAND_OR_PRELIM/* NAND Options */
Liu Yu674ef7b2010-01-18 19:03:28 +0800250#define CONFIG_SYS_BR3_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
251#define CONFIG_SYS_OR3_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
252#else
253#define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
254#define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
Matthew McClintocka3055c52011-04-05 14:39:33 -0500255#define CONFIG_SYS_BR3_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */
256#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
Liu Yu674ef7b2010-01-18 19:03:28 +0800257#endif
Haiying Wang765547d2009-03-27 17:02:45 -0400258
Haiying Wang765547d2009-03-27 17:02:45 -0400259#define CONFIG_SYS_LBC_LCRR 0x00000004 /* LB clock ratio reg */
260#define CONFIG_SYS_LBC_LBCR 0x00040000 /* LB config reg */
261#define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
262#define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/
263
264#define CONFIG_SYS_INIT_RAM_LOCK 1
265#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200266#define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
Haiying Wang765547d2009-03-27 17:02:45 -0400267
Haiying Wang765547d2009-03-27 17:02:45 -0400268#define CONFIG_SYS_GBL_DATA_OFFSET \
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200269 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Haiying Wang765547d2009-03-27 17:02:45 -0400270#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
271
272#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
Haiying Wangfb279492009-06-04 16:12:39 -0400273#define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */
Haiying Wang765547d2009-03-27 17:02:45 -0400274
275/* Serial Port */
276#define CONFIG_CONS_INDEX 1
Anton Vorontsov7f52ed52009-10-15 17:47:06 +0400277#define CONFIG_SERIAL_MULTI 1
Haiying Wang765547d2009-03-27 17:02:45 -0400278#define CONFIG_SYS_NS16550
279#define CONFIG_SYS_NS16550_SERIAL
280#define CONFIG_SYS_NS16550_REG_SIZE 1
281#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
Kumar Gala93341902010-04-07 01:34:11 -0500282#ifdef CONFIG_NAND_SPL
283#define CONFIG_NS16550_MIN_FUNCTIONS
284#endif
Haiying Wang765547d2009-03-27 17:02:45 -0400285
286#define CONFIG_SYS_BAUDRATE_TABLE \
287 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
288
289#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
290#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
291
292/* Use the HUSH parser*/
293#define CONFIG_SYS_HUSH_PARSER
294#ifdef CONFIG_SYS_HUSH_PARSER
295#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
296#endif
297
298/* pass open firmware flat tree */
299#define CONFIG_OF_LIBFDT 1
300#define CONFIG_OF_BOARD_SETUP 1
301#define CONFIG_OF_STDOUT_VIA_ALIAS 1
302
Haiying Wang765547d2009-03-27 17:02:45 -0400303/*
304 * I2C
305 */
306#define CONFIG_FSL_I2C /* Use FSL common I2C driver */
307#define CONFIG_HARD_I2C /* I2C with hardware support*/
308#undef CONFIG_SOFT_I2C /* I2C bit-banged */
309#define CONFIG_I2C_MULTI_BUS
Haiying Wang765547d2009-03-27 17:02:45 -0400310#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
311#define CONFIG_SYS_I2C_SLAVE 0x7F
312#define CONFIG_SYS_I2C_NOPROBES {{0,0x69}} /* Don't probe these addrs */
313#define CONFIG_SYS_I2C_OFFSET 0x3000
314#define CONFIG_SYS_I2C2_OFFSET 0x3100
315
316/*
317 * I2C2 EEPROM
318 */
319#define CONFIG_ID_EEPROM
320#ifdef CONFIG_ID_EEPROM
321#define CONFIG_SYS_I2C_EEPROM_NXID
322#endif
323#define CONFIG_SYS_I2C_EEPROM_ADDR 0x52
324#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
325#define CONFIG_SYS_EEPROM_BUS_NUM 1
326
327#define PLPPAR1_I2C_BIT_MASK 0x0000000F
328#define PLPPAR1_I2C2_VAL 0x00000000
Anton Vorontsov7f52ed52009-10-15 17:47:06 +0400329#define PLPPAR1_ESDHC_VAL 0x0000000A
Haiying Wang765547d2009-03-27 17:02:45 -0400330#define PLPDIR1_I2C_BIT_MASK 0x0000000F
331#define PLPDIR1_I2C2_VAL 0x0000000F
Anton Vorontsov7f52ed52009-10-15 17:47:06 +0400332#define PLPDIR1_ESDHC_VAL 0x00000006
Anton Vorontsovc4ca10f2009-12-16 01:14:31 +0300333#define PLPPAR1_UART0_BIT_MASK 0x00000fc0
334#define PLPPAR1_ESDHC_4BITS_VAL 0x00000a80
335#define PLPDIR1_UART0_BIT_MASK 0x00000fc0
336#define PLPDIR1_ESDHC_4BITS_VAL 0x00000a80
Haiying Wang765547d2009-03-27 17:02:45 -0400337
338/*
339 * General PCI
340 * Memory Addresses are mapped 1-1. I/O is mapped from 0
341 */
Kumar Gala94f2bc42010-12-17 10:18:07 -0600342#define CONFIG_SYS_PCIE1_NAME "Slot"
Haiying Wang765547d2009-03-27 17:02:45 -0400343#define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
344#define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
345#define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
346#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
347#define CONFIG_SYS_PCIE1_IO_VIRT 0xe2800000
348#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
349#define CONFIG_SYS_PCIE1_IO_PHYS 0xe2800000
350#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */
351
Kumar Galae5fe96b2011-01-04 18:04:01 -0600352#define CONFIG_SYS_SRIO1_MEM_VIRT 0xC0000000
353#define CONFIG_SYS_SRIO1_MEM_BUS 0xC0000000
354#define CONFIG_SYS_SRIO1_MEM_PHYS CONFIG_SYS_SRIO1_MEM_BUS
355#define CONFIG_SYS_SRIO1_MEM_SIZE 0x20000000 /* 512M */
Haiying Wang765547d2009-03-27 17:02:45 -0400356
357#ifdef CONFIG_QE
358/*
359 * QE UEC ethernet configuration
360 */
Haiying Wangf82107f2009-05-20 12:30:37 -0400361#define CONFIG_SYS_UCC_RGMII_MODE /* Set UCC work at RGMII by default */
362#undef CONFIG_SYS_UCC_RMII_MODE /* Set UCC work at RMII mode */
Haiying Wang765547d2009-03-27 17:02:45 -0400363
364#define CONFIG_MIIM_ADDRESS (CONFIG_SYS_CCSRBAR + 0x82120)
365#define CONFIG_UEC_ETH
Kim Phillips78b7a8e2010-07-26 18:34:57 -0500366#define CONFIG_ETHPRIME "UEC0"
Haiying Wang765547d2009-03-27 17:02:45 -0400367#define CONFIG_PHY_MODE_NEED_CHANGE
368
369#define CONFIG_UEC_ETH1 /* GETH1 */
370#define CONFIG_HAS_ETH0
371
372#ifdef CONFIG_UEC_ETH1
373#define CONFIG_SYS_UEC1_UCC_NUM 0 /* UCC1 */
374#define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE
Haiying Wangf82107f2009-05-20 12:30:37 -0400375#if defined(CONFIG_SYS_UCC_RGMII_MODE)
Haiying Wang765547d2009-03-27 17:02:45 -0400376#define CONFIG_SYS_UEC1_TX_CLK QE_CLK12
377#define CONFIG_SYS_UEC1_ETH_TYPE GIGA_ETH
378#define CONFIG_SYS_UEC1_PHY_ADDR 7
Andy Fleming865ff852011-04-13 00:37:12 -0500379#define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
Heiko Schocher582c55a2010-01-20 09:04:28 +0100380#define CONFIG_SYS_UEC1_INTERFACE_SPEED 1000
Haiying Wangf82107f2009-05-20 12:30:37 -0400381#elif defined(CONFIG_SYS_UCC_RMII_MODE)
382#define CONFIG_SYS_UEC1_TX_CLK QE_CLK16 /* CLK16 for RMII */
383#define CONFIG_SYS_UEC1_ETH_TYPE FAST_ETH
384#define CONFIG_SYS_UEC1_PHY_ADDR 8 /* 0x8 for RMII */
Andy Fleming865ff852011-04-13 00:37:12 -0500385#define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_RMII
Heiko Schocher582c55a2010-01-20 09:04:28 +0100386#define CONFIG_SYS_UEC1_INTERFACE_SPEED 100
Haiying Wangf82107f2009-05-20 12:30:37 -0400387#endif /* CONFIG_SYS_UCC_RGMII_MODE */
388#endif /* CONFIG_UEC_ETH1 */
Haiying Wang765547d2009-03-27 17:02:45 -0400389
390#define CONFIG_UEC_ETH2 /* GETH2 */
391#define CONFIG_HAS_ETH1
392
393#ifdef CONFIG_UEC_ETH2
394#define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */
395#define CONFIG_SYS_UEC2_RX_CLK QE_CLK_NONE
Haiying Wangf82107f2009-05-20 12:30:37 -0400396#if defined(CONFIG_SYS_UCC_RGMII_MODE)
Haiying Wang765547d2009-03-27 17:02:45 -0400397#define CONFIG_SYS_UEC2_TX_CLK QE_CLK17
398#define CONFIG_SYS_UEC2_ETH_TYPE GIGA_ETH
399#define CONFIG_SYS_UEC2_PHY_ADDR 1
Andy Fleming865ff852011-04-13 00:37:12 -0500400#define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
Heiko Schocher582c55a2010-01-20 09:04:28 +0100401#define CONFIG_SYS_UEC2_INTERFACE_SPEED 1000
Haiying Wangf82107f2009-05-20 12:30:37 -0400402#elif defined(CONFIG_SYS_UCC_RMII_MODE)
403#define CONFIG_SYS_UEC2_TX_CLK QE_CLK16 /* CLK 16 for RMII */
404#define CONFIG_SYS_UEC2_ETH_TYPE FAST_ETH
405#define CONFIG_SYS_UEC2_PHY_ADDR 0x9 /* 0x9 for RMII */
Andy Fleming865ff852011-04-13 00:37:12 -0500406#define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_RMII
Heiko Schocher582c55a2010-01-20 09:04:28 +0100407#define CONFIG_SYS_UEC2_INTERFACE_SPEED 100
Haiying Wangf82107f2009-05-20 12:30:37 -0400408#endif /* CONFIG_SYS_UCC_RGMII_MODE */
409#endif /* CONFIG_UEC_ETH2 */
Haiying Wang765547d2009-03-27 17:02:45 -0400410
Haiying Wang750098d2009-05-20 12:30:36 -0400411#define CONFIG_UEC_ETH3 /* GETH3 */
412#define CONFIG_HAS_ETH2
413
414#ifdef CONFIG_UEC_ETH3
415#define CONFIG_SYS_UEC3_UCC_NUM 2 /* UCC3 */
416#define CONFIG_SYS_UEC3_RX_CLK QE_CLK_NONE
Haiying Wangf82107f2009-05-20 12:30:37 -0400417#if defined(CONFIG_SYS_UCC_RGMII_MODE)
Haiying Wang750098d2009-05-20 12:30:36 -0400418#define CONFIG_SYS_UEC3_TX_CLK QE_CLK12
419#define CONFIG_SYS_UEC3_ETH_TYPE GIGA_ETH
420#define CONFIG_SYS_UEC3_PHY_ADDR 2
Andy Fleming865ff852011-04-13 00:37:12 -0500421#define CONFIG_SYS_UEC3_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
Heiko Schocher582c55a2010-01-20 09:04:28 +0100422#define CONFIG_SYS_UEC3_INTERFACE_SPEED 1000
Haiying Wangf82107f2009-05-20 12:30:37 -0400423#elif defined(CONFIG_SYS_UCC_RMII_MODE)
424#define CONFIG_SYS_UEC3_TX_CLK QE_CLK16 /* CLK_16 for RMII */
425#define CONFIG_SYS_UEC3_ETH_TYPE FAST_ETH
426#define CONFIG_SYS_UEC3_PHY_ADDR 0xA /* 0xA for RMII */
Andy Fleming865ff852011-04-13 00:37:12 -0500427#define CONFIG_SYS_UEC3_INTERFACE_TYPE PHY_INTERFACE_MODE_RMII
Heiko Schocher582c55a2010-01-20 09:04:28 +0100428#define CONFIG_SYS_UEC3_INTERFACE_SPEED 100
Haiying Wangf82107f2009-05-20 12:30:37 -0400429#endif /* CONFIG_SYS_UCC_RGMII_MODE */
430#endif /* CONFIG_UEC_ETH3 */
Haiying Wang750098d2009-05-20 12:30:36 -0400431
432#define CONFIG_UEC_ETH4 /* GETH4 */
433#define CONFIG_HAS_ETH3
434
435#ifdef CONFIG_UEC_ETH4
436#define CONFIG_SYS_UEC4_UCC_NUM 3 /* UCC4 */
437#define CONFIG_SYS_UEC4_RX_CLK QE_CLK_NONE
Haiying Wangf82107f2009-05-20 12:30:37 -0400438#if defined(CONFIG_SYS_UCC_RGMII_MODE)
Haiying Wang750098d2009-05-20 12:30:36 -0400439#define CONFIG_SYS_UEC4_TX_CLK QE_CLK17
440#define CONFIG_SYS_UEC4_ETH_TYPE GIGA_ETH
441#define CONFIG_SYS_UEC4_PHY_ADDR 3
Andy Fleming865ff852011-04-13 00:37:12 -0500442#define CONFIG_SYS_UEC4_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
Heiko Schocher582c55a2010-01-20 09:04:28 +0100443#define CONFIG_SYS_UEC4_INTERFACE_SPEED 1000
Haiying Wangf82107f2009-05-20 12:30:37 -0400444#elif defined(CONFIG_SYS_UCC_RMII_MODE)
445#define CONFIG_SYS_UEC4_TX_CLK QE_CLK16 /* CLK16 for RMII */
446#define CONFIG_SYS_UEC4_ETH_TYPE FAST_ETH
447#define CONFIG_SYS_UEC4_PHY_ADDR 0xB /* 0xB for RMII */
Andy Fleming865ff852011-04-13 00:37:12 -0500448#define CONFIG_SYS_UEC4_INTERFACE_TYPE PHY_INTERFACE_MODE_RMII
Heiko Schocher582c55a2010-01-20 09:04:28 +0100449#define CONFIG_SYS_UEC4_INTERFACE_SPEED 100
Haiying Wangf82107f2009-05-20 12:30:37 -0400450#endif /* CONFIG_SYS_UCC_RGMII_MODE */
451#endif /* CONFIG_UEC_ETH4 */
Haiying Wang3bd8e532009-05-20 12:30:41 -0400452
453#undef CONFIG_UEC_ETH6 /* GETH6 */
454#define CONFIG_HAS_ETH5
455
456#ifdef CONFIG_UEC_ETH6
457#define CONFIG_SYS_UEC6_UCC_NUM 5 /* UCC6 */
458#define CONFIG_SYS_UEC6_RX_CLK QE_CLK_NONE
459#define CONFIG_SYS_UEC6_TX_CLK QE_CLK_NONE
460#define CONFIG_SYS_UEC6_ETH_TYPE GIGA_ETH
461#define CONFIG_SYS_UEC6_PHY_ADDR 4
Andy Fleming865ff852011-04-13 00:37:12 -0500462#define CONFIG_SYS_UEC6_INTERFACE_TYPE PHY_INTERFACE_MODE_SGMII
Heiko Schocher582c55a2010-01-20 09:04:28 +0100463#define CONFIG_SYS_UEC6_INTERFACE_SPEED 1000
Haiying Wang3bd8e532009-05-20 12:30:41 -0400464#endif /* CONFIG_UEC_ETH6 */
465
466#undef CONFIG_UEC_ETH8 /* GETH8 */
467#define CONFIG_HAS_ETH7
468
469#ifdef CONFIG_UEC_ETH8
470#define CONFIG_SYS_UEC8_UCC_NUM 7 /* UCC8 */
471#define CONFIG_SYS_UEC8_RX_CLK QE_CLK_NONE
472#define CONFIG_SYS_UEC8_TX_CLK QE_CLK_NONE
473#define CONFIG_SYS_UEC8_ETH_TYPE GIGA_ETH
474#define CONFIG_SYS_UEC8_PHY_ADDR 6
Andy Fleming865ff852011-04-13 00:37:12 -0500475#define CONFIG_SYS_UEC8_INTERFACE_TYPE PHY_INTERFACE_MODE_SGMII
Heiko Schocher582c55a2010-01-20 09:04:28 +0100476#define CONFIG_SYS_UEC8_INTERFACE_SPEED 1000
Haiying Wang3bd8e532009-05-20 12:30:41 -0400477#endif /* CONFIG_UEC_ETH8 */
478
Haiying Wang765547d2009-03-27 17:02:45 -0400479#endif /* CONFIG_QE */
480
481#if defined(CONFIG_PCI)
482
Haiying Wang765547d2009-03-27 17:02:45 -0400483#define CONFIG_PCI_PNP /* do pci plug-and-play */
484
485#undef CONFIG_EEPRO100
486#undef CONFIG_TULIP
Kumar Gala16855ec2010-11-09 23:19:50 -0600487#define CONFIG_E1000 /* Define e1000 pci Ethernet card */
Haiying Wang765547d2009-03-27 17:02:45 -0400488
489#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
490
491#endif /* CONFIG_PCI */
492
Haiying Wang765547d2009-03-27 17:02:45 -0400493/*
494 * Environment
495 */
Liu Yu674ef7b2010-01-18 19:03:28 +0800496#if defined(CONFIG_SYS_RAMBOOT)
497#if defined(CONFIG_RAMBOOT_NAND)
498#define CONFIG_ENV_IS_IN_NAND 1
499#define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE
500#define CONFIG_ENV_OFFSET ((512 * 1024) + CONFIG_SYS_NAND_BLOCK_SIZE)
501#endif
502#else
Haiying Wang765547d2009-03-27 17:02:45 -0400503#define CONFIG_ENV_IS_IN_FLASH 1
Haiying Wangfb279492009-06-04 16:12:39 -0400504#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
Haiying Wang1b8e4fa2010-09-29 13:44:14 -0400505#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */
506#define CONFIG_ENV_SIZE 0x2000
Liu Yu674ef7b2010-01-18 19:03:28 +0800507#endif
Haiying Wang765547d2009-03-27 17:02:45 -0400508
509#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
510#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
511
512/* QE microcode/firmware address */
Timur Tabif2717b42011-11-22 09:21:25 -0600513#define CONFIG_SYS_QE_FMAN_FW_IN_NOR
514#define CONFIG_SYS_QE_FMAN_FW_ADDR 0xfff00000
Haiying Wang765547d2009-03-27 17:02:45 -0400515
516/*
517 * BOOTP options
518 */
519#define CONFIG_BOOTP_BOOTFILESIZE
520#define CONFIG_BOOTP_BOOTPATH
521#define CONFIG_BOOTP_GATEWAY
522#define CONFIG_BOOTP_HOSTNAME
523
524
525/*
526 * Command line configuration.
527 */
528#include <config_cmd_default.h>
529
530#define CONFIG_CMD_PING
531#define CONFIG_CMD_I2C
532#define CONFIG_CMD_MII
533#define CONFIG_CMD_ELF
534#define CONFIG_CMD_IRQ
535#define CONFIG_CMD_SETEXPR
Becky Bruce199e2622010-06-17 11:37:25 -0500536#define CONFIG_CMD_REGINFO
Haiying Wang765547d2009-03-27 17:02:45 -0400537
538#if defined(CONFIG_PCI)
539 #define CONFIG_CMD_PCI
540#endif
541
542
543#undef CONFIG_WATCHDOG /* watchdog disabled */
544
Anton Vorontsov7f52ed52009-10-15 17:47:06 +0400545#define CONFIG_MMC 1
546
547#ifdef CONFIG_MMC
548#define CONFIG_FSL_ESDHC
Chenhui Zhaoa6da8b82011-01-04 17:23:05 +0800549#define CONFIG_FSL_ESDHC_PIN_MUX
Anton Vorontsov7f52ed52009-10-15 17:47:06 +0400550#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
551#define CONFIG_CMD_MMC
552#define CONFIG_GENERIC_MMC
553#define CONFIG_CMD_EXT2
554#define CONFIG_CMD_FAT
555#define CONFIG_DOS_PARTITION
556#endif
557
Haiying Wang765547d2009-03-27 17:02:45 -0400558/*
559 * Miscellaneous configurable options
560 */
Kim Phillips5be58f52010-07-14 19:47:18 -0500561#define CONFIG_SYS_LONGHELP /* undef to save memory */
562#define CONFIG_CMDLINE_EDITING /* Command-line editing */
563#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
Haiying Wang765547d2009-03-27 17:02:45 -0400564#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
565#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
566#if defined(CONFIG_CMD_KGDB)
567#define CONFIG_SYS_CBSIZE 2048 /* Console I/O Buffer Size */
568#else
569#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
570#endif
571#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
572 /* Print Buffer Size */
573#define CONFIG_SYS_MAXARGS 32 /* max number of command args */
574#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
575 /* Boot Argument Buffer Size */
576#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */
577
578/*
579 * For booting Linux, the board info and command line data
Kumar Galaa832ac42011-04-28 10:13:41 -0500580 * have to be in the first 64 MB of memory, since this is
Haiying Wang765547d2009-03-27 17:02:45 -0400581 * the maximum mapped by the Linux kernel during initialization.
582 */
Kumar Galaa832ac42011-04-28 10:13:41 -0500583#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
584#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
Haiying Wang765547d2009-03-27 17:02:45 -0400585
Haiying Wang765547d2009-03-27 17:02:45 -0400586#if defined(CONFIG_CMD_KGDB)
587#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
588#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
589#endif
590
591/*
592 * Environment Configuration
593 */
594#define CONFIG_HOSTNAME mpc8569mds
Joe Hershberger8b3637c2011-10-13 13:03:47 +0000595#define CONFIG_ROOTPATH "/nfsroot"
Joe Hershbergerb3f44c22011-10-13 13:03:48 +0000596#define CONFIG_BOOTFILE "your.uImage"
Haiying Wang765547d2009-03-27 17:02:45 -0400597
598#define CONFIG_SERVERIP 192.168.1.1
599#define CONFIG_GATEWAYIP 192.168.1.1
600#define CONFIG_NETMASK 255.255.255.0
601
602#define CONFIG_LOADADDR 200000 /*default location for tftp and bootm*/
603
604#define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */
605#undef CONFIG_BOOTARGS /* the boot command will set bootargs*/
606
607#define CONFIG_BAUDRATE 115200
608
609#define CONFIG_EXTRA_ENV_SETTINGS \
610 "netdev=eth0\0" \
611 "consoledev=ttyS0\0" \
612 "ramdiskaddr=600000\0" \
613 "ramdiskfile=your.ramdisk.u-boot\0" \
614 "fdtaddr=400000\0" \
615 "fdtfile=your.fdt.dtb\0" \
616 "nfsargs=setenv bootargs root=/dev/nfs rw " \
617 "nfsroot=$serverip:$rootpath " \
618 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
619 "console=$consoledev,$baudrate $othbootargs\0" \
620 "ramargs=setenv bootargs root=/dev/ram rw " \
621 "console=$consoledev,$baudrate $othbootargs\0" \
622
623#define CONFIG_NFSBOOTCOMMAND \
624 "run nfsargs;" \
625 "tftp $loadaddr $bootfile;" \
626 "tftp $fdtaddr $fdtfile;" \
627 "bootm $loadaddr - $fdtaddr"
628
629#define CONFIG_RAMBOOTCOMMAND \
630 "run ramargs;" \
631 "tftp $ramdiskaddr $ramdiskfile;" \
632 "tftp $loadaddr $bootfile;" \
633 "bootm $loadaddr $ramdiskaddr"
634
635#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
636
637#endif /* __CONFIG_H */