blob: f54919eaae6f77d525fbab52bdfcbad46649c647 [file] [log] [blame]
Daniel Hellstrom823edd82008-03-28 10:06:52 +01001/* Configuration header file for LEON3 GRSIM, trying to be similar
2 * to Gaisler's GR-XC3S-1500 board.
3 *
4 * (C) Copyright 2003-2005
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * (C) Copyright 2007
8 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
9 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +020010 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstrom823edd82008-03-28 10:06:52 +010011 */
12
13#ifndef __CONFIG_H__
14#define __CONFIG_H__
15
16/*
17 * High Level Configuration Options
18 * (easy to change)
19 *
20 * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1.
21 *
22 * TSIM command
23 * tsim-leon3 -sdram 0 -ram 32000 -rom 8192 -mmu
24 *
25 */
26
Daniel Hellstrom823edd82008-03-28 10:06:52 +010027#define CONFIG_GRSIM 0 /* ... not running on GRSIM */
28#define CONFIG_TSIM 1 /* ... running on TSIM */
29
30/* CPU / AMBA BUS configuration */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020031#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
Daniel Hellstrom823edd82008-03-28 10:06:52 +010032
33/* Number of SPARC register windows */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020034#define CONFIG_SYS_SPARC_NWINDOWS 8
Daniel Hellstrom823edd82008-03-28 10:06:52 +010035
36/*
37 * Serial console configuration
38 */
39#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020040#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstrom823edd82008-03-28 10:06:52 +010041
42/* Partitions */
43#define CONFIG_DOS_PARTITION
44#define CONFIG_MAC_PARTITION
45#define CONFIG_ISO_PARTITION
46
47/*
48 * Supported commands
49 */
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020050#define CONFIG_CMD_AMBAPP /* AMBA Plyg&Play information */
Daniel Hellstrom823edd82008-03-28 10:06:52 +010051#define CONFIG_CMD_DIAG
Siva Durga Prasad Paladugu64e809a2014-03-14 16:35:38 +053052#define CONFIG_CMD_FPGA_LOADMK
Daniel Hellstrom823edd82008-03-28 10:06:52 +010053#define CONFIG_CMD_IRQ
Daniel Hellstrom823edd82008-03-28 10:06:52 +010054#define CONFIG_CMD_REGINFO
Daniel Hellstrom823edd82008-03-28 10:06:52 +010055
56/*
57 * Autobooting
58 */
59#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
60
61#define CONFIG_PREBOOT "echo;" \
62 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
63 "echo"
64
65#undef CONFIG_BOOTARGS
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020066/*#define CONFIG_SYS_HUSH_PARSER 0*/
Daniel Hellstrom823edd82008-03-28 10:06:52 +010067
68#define CONFIG_EXTRA_ENV_SETTINGS \
69 "netdev=eth0\0" \
70 "nfsargs=setenv bootargs root=/dev/nfs rw " \
71 "nfsroot=${serverip}:${rootpath}\0" \
72 "ramargs=setenv bootargs root=/dev/ram rw\0" \
73 "addip=setenv bootargs ${bootargs} " \
74 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
75 ":${hostname}:${netdev}:off panic=1\0" \
76 "flash_nfs=run nfsargs addip;" \
77 "bootm ${kernel_addr}\0" \
78 "flash_self=run ramargs addip;" \
79 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
80 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
81 "rootpath=/export/roofs\0" \
82 "scratch=40000000\0" \
Mike Frysinger3a2b9f22011-10-12 19:47:51 +000083 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstrom823edd82008-03-28 10:06:52 +010084 "bootargs=console=ttyS0,38400" \
85 ""
86#define CONFIG_NETMASK 255.255.255.0
87#define CONFIG_GATEWAYIP 192.168.0.1
88#define CONFIG_SERVERIP 192.168.0.81
89#define CONFIG_IPADDR 192.168.0.80
Joe Hershberger8b3637c2011-10-13 13:03:47 +000090#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstrom823edd82008-03-28 10:06:52 +010091#define CONFIG_HOSTNAME grxc3s1500
Joe Hershbergerb3f44c22011-10-13 13:03:48 +000092#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstrom823edd82008-03-28 10:06:52 +010093
94#define CONFIG_BOOTCOMMAND "run flash_self"
95
96/* Memory MAP
97 *
98 * Flash:
99 * |--------------------------------|
100 * | 0x00000000 Text & Data & BSS | *
101 * | for Monitor | *
102 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
103 * | UNUSED / Growth | * 256kb
104 * |--------------------------------|
105 * | 0x00050000 Base custom area | *
106 * | kernel / FS | *
107 * | | * Rest of Flash
108 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
109 * | END-0x00008000 Environment | * 32kb
110 * |--------------------------------|
111 *
112 *
113 *
114 * Main Memory:
115 * |--------------------------------|
116 * | UNUSED / scratch area |
117 * | |
118 * | |
119 * | |
120 * | |
121 * |--------------------------------|
122 * | Monitor .Text / .DATA / .BSS | * 256kb
123 * | Relocated! | *
124 * |--------------------------------|
125 * | Monitor Malloc | * 128kb (contains relocated environment)
126 * |--------------------------------|
127 * | Monitor/kernel STACK | * 64kb
128 * |--------------------------------|
129 * | Page Table for MMU systems | * 2k
130 * |--------------------------------|
131 * | PROM Code accessed from Linux | * 6kb-128b
132 * |--------------------------------|
133 * | Global data (avail from kernel)| * 128b
134 * |--------------------------------|
135 *
136 */
137
138/*
139 * Flash configuration (8,16 or 32 MB)
140 * TEXT base always at 0xFFF00000
141 * ENV_ADDR always at 0xFFF40000
142 * FLASH_BASE at 0xFC000000 for 64 MB
143 * 0xFE000000 for 32 MB
144 * 0xFF000000 for 16 MB
145 * 0xFF800000 for 8 MB
146 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_NO_FLASH 1
148#define CONFIG_SYS_FLASH_BASE 0x00000000
149#define CONFIG_SYS_FLASH_SIZE 0x00800000
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200150#define CONFIG_ENV_SIZE 0x8000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100151
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100153
154#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
156#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100157
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
159#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
160#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
161#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100162
163#ifdef ENABLE_FLASH_SUPPORT
164/* For use with grsim FLASH emulation extension */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100166
167#undef CONFIG_FLASH_8BIT /* Flash is 32-bit */
168
169/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200171#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_FLASH_CFI
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100173#endif
174
175/*
176 * Environment settings
177 */
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200178#define CONFIG_ENV_IS_NOWHERE 1
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200179/*#define CONFIG_ENV_IS_IN_FLASH*/
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200180/*#define CONFIG_ENV_SIZE 0x8000*/
181#define CONFIG_ENV_SECT_SIZE 0x40000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100182#define CONFIG_ENV_OVERWRITE 1
183
184/*
185 * Memory map
186 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_SDRAM_BASE 0x40000000
188#define CONFIG_SYS_SDRAM_SIZE 0x02000000
189#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100190
191/* no SRAM available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200192#undef CONFIG_SYS_SRAM_BASE
193#undef CONFIG_SYS_SRAM_SIZE
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100194
195/* Always Run U-Boot from SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
197#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
198#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100199
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200200#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100201
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200202#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100204
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
206#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100207
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200208#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
210# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100211#endif
212
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200213#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
214#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
215#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100216
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
218#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100219
220/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200221#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
222#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100223
224/* make un relocated address from relocated address */
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200225#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100226
227/*
228 * Ethernet configuration
229 */
230#define CONFIG_GRETH 1
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100231
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100232/*
233 * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s
234 */
235/* #define CONFIG_GRETH_10MBIT 1 */
236#define CONFIG_PHY_ADDR 0x00
237
238/*
239 * Miscellaneous configurable options
240 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200241#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100242#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100244#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100246#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
248#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
249#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100250
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
252#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100253
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200254#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100255
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100256/***** Gaisler GRLIB IP-Cores Config ********/
257
258/* AMBA Plug & Play info display on startup */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200259/*#define CONFIG_SYS_AMBAPP_PRINT_ON_STARTUP*/
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100260
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200261#define CONFIG_SYS_GRLIB_SDRAM 0
262#define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11))
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100263#if CONFIG_GRSIM
264/* GRSIM configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200265#define CONFIG_SYS_GRLIB_MEMCFG2 0x82206000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100266#else
267/* TSIM configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200268#define CONFIG_SYS_GRLIB_MEMCFG2 0x00001820
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100269#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200270#define CONFIG_SYS_GRLIB_MEMCFG3 0x00136000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100271
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200272#define CONFIG_SYS_GRLIB_FT_MEMCFG1 (0x000000ff | (1<<11))
273#define CONFIG_SYS_GRLIB_FT_MEMCFG2 0x82206000
274#define CONFIG_SYS_GRLIB_FT_MEMCFG3 0x00136000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100275
276/* no DDR controller */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200277#define CONFIG_SYS_GRLIB_DDR_CFG 0x00000000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100278
279/* no DDR2 Controller */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200280#define CONFIG_SYS_GRLIB_DDR2_CFG1 0x00000000
281#define CONFIG_SYS_GRLIB_DDR2_CFG3 0x00000000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100282
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200283#define CONFIG_SYS_GRLIB_APBUART_SCALER \
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100284 ((((CONFIG_SYS_CLK_FREQ*10)/(CONFIG_BAUDRATE*8))-5)/10)
285
286/* default kernel command line */
287#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
288
289#define CONFIG_IDENT_STRING "Gaisler GRSIM"
290
291#endif /* __CONFIG_H */