Blame - include/configs/seaboard.h - platform/external/u-boot

blob: 2a24ef3c642b8ba77b691cea64f8563b0572c9fe [file] [log] [blame]

Tom Warren	ee4bbbc	2011-01-27 10:58:08 +0000	[diff] [blame]	1	/*
				2	* (C) Copyright 2010,2011
				3	* NVIDIA Corporation <www.nvidia.com>
				4	*
Wolfgang Denk	1a45966	2013-07-08 09:37:19 +0200	[diff] [blame]	5	* SPDX-License-Identifier: GPL-2.0+
Tom Warren	ee4bbbc	2011-01-27 10:58:08 +0000	[diff] [blame]	6	*/
				7
				8	#ifndef __CONFIG_H
				9	#define __CONFIG_H
				10
				11	#include <asm/sizes.h>
Simon Glass	649d0ff	2012-04-02 13:19:03 +0000	[diff] [blame]	12
				13	/* LP0 suspend / resume */
Tom Warren	29f3e3f	2012-09-04 17:00:24 -0700	[diff] [blame]	14	#define CONFIG_TEGRA_LP0
Simon Glass	649d0ff	2012-04-02 13:19:03 +0000	[diff] [blame]	15	#define CONFIG_AES
				16	#define CONFIG_TEGRA_PMU
				17	#define CONFIG_TPS6586X_POWER
				18	#define CONFIG_TEGRA_CLOCK_SCALING
				19
Allen Martin	00a2749	2012-08-31 08:30:00 +0000	[diff] [blame]	20	#include "tegra20-common.h"
Tom Warren	ee4bbbc	2011-01-27 10:58:08 +0000	[diff] [blame]	21
Simon Glass	d9fdfe0	2012-02-27 10:52:53 +0000	[diff] [blame]	22	/* Enable fdt support for Seaboard. Flash the image in u-boot-dtb.bin */
Allen Martin	00a2749	2012-08-31 08:30:00 +0000	[diff] [blame]	23	#define CONFIG_DEFAULT_DEVICE_TREE tegra20-seaboard
Simon Glass	d9fdfe0	2012-02-27 10:52:53 +0000	[diff] [blame]	24	#define CONFIG_OF_CONTROL
				25	#define CONFIG_OF_SEPARATE
				26
Tom Warren	ee4bbbc	2011-01-27 10:58:08 +0000	[diff] [blame]	27	/* High-level configuration options */
Allen Martin	00a2749	2012-08-31 08:30:00 +0000	[diff] [blame]	28	#define V_PROMPT "Tegra20 (SeaBoard) # "
Tom Warren	29f3e3f	2012-09-04 17:00:24 -0700	[diff] [blame]	29	#define CONFIG_TEGRA_BOARD_STRING "NVIDIA Seaboard"
Tom Warren	ee4bbbc	2011-01-27 10:58:08 +0000	[diff] [blame]	30
				31	/* Board-specific serial config */
Tom Warren	29f3e3f	2012-09-04 17:00:24 -0700	[diff] [blame]	32	#define CONFIG_TEGRA_ENABLE_UARTD
Tom Warren	ee4bbbc	2011-01-27 10:58:08 +0000	[diff] [blame]	33	#define CONFIG_SYS_NS16550_COM1 NV_PA_APB_UARTD_BASE
				34
Simon Glass	bf80088	2011-11-05 04:46:47 +0000	[diff] [blame]	35	/* On Seaboard: GPIO_PI3 = Port I = 8, bit = 3 */
				36	#define CONFIG_UART_DISABLE_GPIO GPIO_PI3
				37
Tom Warren	0585873	2011-02-23 09:54:31 +0000	[diff] [blame]	38	#define CONFIG_MACH_TYPE MACH_TYPE_SEABOARD
Tom Warren	ee4bbbc	2011-01-27 10:58:08 +0000	[diff] [blame]	39
Tom Warren	74652cf	2011-04-14 12:18:06 +0000	[diff] [blame]	40	#define CONFIG_BOARD_EARLY_INIT_F
Mayuresh Kulkarni	4576c6e	2012-10-17 13:25:00 +0000	[diff] [blame]	41	#define CONFIG_BOARD_LATE_INIT /* Make sure LCD init is complete */
Tom Warren	8380095	2011-05-31 10:30:38 +0000	[diff] [blame]	42
Simon Glass	905fe99	2012-02-03 15:14:00 +0000	[diff] [blame]	43	/* I2C */
Simon Glass	1f2ba72	2012-10-30 07:28:53 +0000	[diff] [blame]	44	#define CONFIG_SYS_I2C_TEGRA
Simon Glass	905fe99	2012-02-03 15:14:00 +0000	[diff] [blame]	45	#define CONFIG_SYS_I2C_INIT_BOARD
Simon Glass	905fe99	2012-02-03 15:14:00 +0000	[diff] [blame]	46	#define CONFIG_SYS_I2C_SPEED 100000
				47	#define CONFIG_CMD_I2C
Simon Glass	1f2ba72	2012-10-30 07:28:53 +0000	[diff] [blame]	48	#define CONFIG_SYS_I2C
Simon Glass	905fe99	2012-02-03 15:14:00 +0000	[diff] [blame]	49
Tom Warren	8380095	2011-05-31 10:30:38 +0000	[diff] [blame]	50	/* SD/MMC */
				51	#define CONFIG_MMC
				52	#define CONFIG_GENERIC_MMC
Tom Warren	3f82d89	2012-05-22 11:44:48 +0000	[diff] [blame]	53	#define CONFIG_TEGRA_MMC
Tom Warren	8380095	2011-05-31 10:30:38 +0000	[diff] [blame]	54	#define CONFIG_CMD_MMC
				55
Stephen Warren	f9f2f12	2012-05-24 11:38:39 +0000	[diff] [blame]	56	/* Environment in eMMC, at the end of 2nd "boot sector" */
				57	#define CONFIG_ENV_IS_IN_MMC
Stephen Warren	9117109	2013-06-11 15:14:03 -0600	[diff] [blame]	58	#define CONFIG_ENV_OFFSET (-CONFIG_ENV_SIZE)
Stephen Warren	f9f2f12	2012-05-24 11:38:39 +0000	[diff] [blame]	59	#define CONFIG_SYS_MMC_ENV_DEV 0
Stephen Warren	573668a	2012-07-30 10:55:45 +0000	[diff] [blame]	60	#define CONFIG_SYS_MMC_ENV_PART 2
Simon Glass	db44ebd	2012-02-27 10:52:52 +0000	[diff] [blame]	61
				62	/* USB Host support */
Stephen Warren	e73c7cd	2012-10-12 09:45:49 +0000	[diff] [blame]	63	#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
Simon Glass	db44ebd	2012-02-27 10:52:52 +0000	[diff] [blame]	64	#define CONFIG_USB_EHCI
				65	#define CONFIG_USB_EHCI_TEGRA
				66	#define CONFIG_USB_STORAGE
				67	#define CONFIG_CMD_USB
				68
Stephen Warren	defd5e4	2012-05-16 06:36:12 +0000	[diff] [blame]	69	/* USB networking support */
				70	#define CONFIG_USB_HOST_ETHER
Stephen Warren	defd5e4	2012-05-16 06:36:12 +0000	[diff] [blame]	71	#define CONFIG_USB_ETHER_ASIX
				72
				73	/* General networking support */
				74	#define CONFIG_CMD_NET
				75	#define CONFIG_CMD_DHCP
				76
Simon Glass	2cacf51	2012-04-17 09:01:37 +0000	[diff] [blame]	77	/* Enable keyboard */
Tom Warren	29f3e3f	2012-09-04 17:00:24 -0700	[diff] [blame]	78	#define CONFIG_TEGRA_KEYBOARD
Simon Glass	2cacf51	2012-04-17 09:01:37 +0000	[diff] [blame]	79	#define CONFIG_KEYBOARD
				80
Allen Martin	5ddcc38	2012-10-24 08:32:06 +0000	[diff] [blame]	81	/* USB keyboard */
				82	#define CONFIG_USB_KEYBOARD
Mayuresh Kulkarni	4576c6e	2012-10-17 13:25:00 +0000	[diff] [blame]	83
				84	/* LCD support */
				85	#define CONFIG_LCD
				86	#define CONFIG_PWM_TEGRA
				87	#define CONFIG_VIDEO_TEGRA
				88	#define LCD_BPP LCD_COLOR16
				89	#define CONFIG_SYS_WHITE_ON_BLACK
				90	#define CONFIG_CONSOLE_SCROLL_LINES 10
Stephen Warren	bea2674	2012-05-16 06:21:00 +0000	[diff] [blame]	91
Simon Glass	0dd8408	2012-07-29 20:53:30 +0000	[diff] [blame]	92	/* NAND support */
				93	#define CONFIG_CMD_NAND
				94	#define CONFIG_TEGRA_NAND
				95
				96	/* Max number of NAND devices */
				97	#define CONFIG_SYS_MAX_NAND_DEVICE 1
Simon Glass	ef24c38	2012-11-05 13:21:01 +0000	[diff] [blame]	98
				99	#include "tegra-common-post.h"
				100
Tom Warren	ee4bbbc	2011-01-27 10:58:08 +0000	[diff] [blame]	101	#endif /* __CONFIG_H */