Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 90f0819a318b44d0c92611b7419d73781402476d / . / configs / P1020RDB-PC_NAND_defconfig
blob: cf211c7f5d556d3a1a12bb576cae79d5e7c9e441 [file] [log] [blame]
Masahiro Yamada252ed872015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rinidd2986a2022-03-30 09:30:15 -0400[diff] [blame]2CONFIG_SYS_IMMR=0xFFE00000
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x11001000
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x100000
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x4000
6CONFIG_ENV_OFFSET=0x100000
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="p1020rdb-pc"
Tom Rinic5a6e9f2020-07-06 13:54:25 -0400[diff] [blame]8CONFIG_SPL_TEXT_BASE=0xFF800000
Simon Glass2a736062021-08-08 12:20:12 -0600[diff] [blame]9CONFIG_SPL_SERIAL=y
Tom Rini1b465182021-12-14 13:36:33 -0500[diff] [blame]10CONFIG_TPL_TEXT_BASE=0xF8F81000
Tom Rini2681e782017-05-01 11:41:11 -0400[diff] [blame]11CONFIG_TPL_LIBCOMMON_SUPPORT=y
12CONFIG_TPL_LIBGENERIC_SUPPORT=y
Tom Rini22bfaa12022-04-20 14:48:59 -0400[diff] [blame]13CONFIG_TPL_SERIAL=y
Tom Rinic9542ea2018-04-07 20:27:54 -0400[diff] [blame]14CONFIG_SPL=y
Masahiro Yamada252ed872015-03-12 13:24:39 +0900[diff] [blame]15CONFIG_MPC85xx=y
Simon Glass230ecd72017-05-17 03:25:15 -0600[diff] [blame]16# CONFIG_CMD_ERRATA is not set
York Sunaa146202016-11-17 13:52:44 -0800[diff] [blame]17CONFIG_TARGET_P1020RDB_PC=y
Tom Rini54c5c2b2022-01-24 21:08:41 +0000[diff] [blame]18CONFIG_MP=y
Simon Glass73223f02016-02-22 22:55:43 -0700[diff] [blame]19CONFIG_FIT=y
20CONFIG_FIT_VERBOSE=y
21CONFIG_OF_BOARD_SETUP=y
22CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rinie4d741f2022-03-24 17:18:05 -0400[diff] [blame]23CONFIG_TPL_SYS_MONITOR_BASE=0xF8F81000
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]24CONFIG_BOOTDELAY=10
Tom Rini970bf862021-11-10 09:11:40 -0500[diff] [blame]25CONFIG_USE_BOOTCOMMAND=y
26CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/$bdev rw rootdelay=30 console=$consoledev,$baudrate $othbootargs;usb start;ext2load usb 0:1 $loadaddr /boot/$bootfile;ext2load usb 0:1 $fdtaddr /boot/$fdtfile;bootm $loadaddr - $fdtaddr"
Simon Glassa5d67542017-01-23 13:31:20 -0700[diff] [blame]27CONFIG_BOARD_EARLY_INIT_F=y
Mario Six02ddc142018-03-28 14:38:15 +0200[diff] [blame]28CONFIG_BOARD_EARLY_INIT_R=y
Tom Rini0817daa2020-10-09 12:22:06 -0400[diff] [blame]29# CONFIG_MISC_INIT_R is not set
Tom Rini75670c82018-02-06 12:15:38 -0500[diff] [blame]30# CONFIG_SPL_FRAMEWORK is not set
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]31CONFIG_SPL_MAX_SIZE=0x1000
Tom Rinidb4080d2019-06-01 14:20:25 -0400[diff] [blame]32CONFIG_SPL_NAND_BOOT=y
Tom Rini6074a532022-05-21 11:26:27 -0400[diff] [blame]33CONFIG_SPL_SYS_CCSR_DO_NOT_RELOCATE=y
Tom Rinib35316f2022-05-13 12:26:35 -0400[diff] [blame]34CONFIG_SPL_INIT_MINIMAL=y
35CONFIG_SPL_FLUSH_IMAGE=y
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]36CONFIG_SPL_NAND_SUPPORT=y
Simon Glassc2ae7d82016-09-12 23:18:22 -0600[diff] [blame]37CONFIG_TPL=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]38CONFIG_TPL_MAX_SIZE=0x20000
Simon Glass256fe862016-09-12 23:18:35 -0600[diff] [blame]39CONFIG_TPL_ENV_SUPPORT=y
Simon Glass975e7cf2021-07-10 21:14:36 -0600[diff] [blame]40CONFIG_TPL_I2C=y
Simon Glass6f004ad2021-08-08 12:20:16 -0600[diff] [blame]41CONFIG_TPL_MPC8XXX_INIT_DDR=y
Philipp Tomsichb65236a2017-08-11 20:35:30 +0200[diff] [blame]42CONFIG_TPL_NAND_SUPPORT=y
Tom Riniadad96e2016-04-21 21:37:19 -0400[diff] [blame]43CONFIG_HUSH_PARSER=y
Adam Fordd021e942018-02-06 07:58:59 -0600[diff] [blame]44# CONFIG_AUTO_COMPLETE is not set
Tom Rinid0ee7f22022-05-11 17:38:09 -0400[diff] [blame]45CONFIG_SYS_PBSIZE=276
Tuomas Tynkkynenad12dc12017-10-08 21:48:01 +0300[diff] [blame]46CONFIG_CMD_IMLS=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]47CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
48CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]49CONFIG_CMD_I2C=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]50CONFIG_CMD_MMC=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]51CONFIG_CMD_USB=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]52CONFIG_CMD_MII=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]53CONFIG_CMD_PING=y
Simon Glass551c3932017-05-17 03:25:25 -0600[diff] [blame]54# CONFIG_CMD_HASH is not set
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]55CONFIG_CMD_EXT2=y
56CONFIG_CMD_FAT=y
Hou Zhiqiangec70ced2019-08-20 09:35:28 +0000[diff] [blame]57CONFIG_OF_CONTROL=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]58CONFIG_ENV_OVERWRITE=y
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]59CONFIG_ENV_IS_IN_NAND=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]60CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinifdfb17b2022-02-25 11:19:48 -0500[diff] [blame]61CONFIG_USE_BOOTFILE=y
62CONFIG_BOOTFILE="uImage"
Tom Rini0e14cdf2022-03-11 09:12:07 -0500[diff] [blame]63CONFIG_USE_ETHPRIME=y
64CONFIG_ETHPRIME="eTSEC1"
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]65CONFIG_DM=y
Tom Riniefb5dab72021-08-21 13:50:17 -0400[diff] [blame]66CONFIG_DDR_CLK_FREQ=66666666
Tom Rinif9147d62022-02-25 11:19:53 -0500[diff] [blame]67CONFIG_CHIP_SELECTS_PER_CTRL=1
Tom Rinic7fad782021-11-13 18:10:40 -0500[diff] [blame]68CONFIG_SYS_BR0_PRELIM_BOOL=y
69CONFIG_SYS_BR0_PRELIM=0xFF800C21
70CONFIG_SYS_OR0_PRELIM=0xFFFF8396
71CONFIG_SYS_BR1_PRELIM_BOOL=y
72CONFIG_SYS_BR1_PRELIM=0xEF001001
73CONFIG_SYS_OR1_PRELIM=0xFC000FF7
74CONFIG_SYS_BR2_PRELIM_BOOL=y
75CONFIG_SYS_BR2_PRELIM=0xFFB00801
76CONFIG_SYS_OR2_PRELIM=0xFFFE09FF
77CONFIG_SYS_BR3_PRELIM_BOOL=y
78CONFIG_SYS_BR3_PRELIM=0xFFA00801
79CONFIG_SYS_OR3_PRELIM=0xFFF009F7
Tom Rini90f08192022-05-21 14:44:28 -0400[diff] [blame^]80CONFIG_TPL_COMMON_INIT_DDR=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]81CONFIG_DM_I2C=y
Tom Rini55dabcc2021-08-18 23:12:24 -0400[diff] [blame]82CONFIG_SPL_SYS_I2C_LEGACY=y
83CONFIG_TPL_SYS_I2C_LEGACY=y
Tom Rinifc8d3b92021-08-18 23:12:37 -0400[diff] [blame]84CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rini6d5d0c92021-08-18 23:12:35 -0400[diff] [blame]85CONFIG_SYS_I2C_FSL=y
86CONFIG_SYS_FSL_I2C_OFFSET=0x3000
87CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
88CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]89CONFIG_SYS_I2C_EEPROM_ADDR=0x52
Mario Six07dea2e2018-03-28 14:38:19 +0200[diff] [blame]90CONFIG_FSL_ESDHC=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]91CONFIG_MTD=y
Masahiro Yamadae856bdc2017-02-11 22:43:54 +0900[diff] [blame]92CONFIG_MTD_NOR_FLASH=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]93CONFIG_FLASH_CFI_DRIVER=y
94CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
95CONFIG_SYS_FLASH_CFI=y
Miquel Raynal88718be2019-10-03 19:50:03 +0200[diff] [blame]96CONFIG_MTD_RAW_NAND=y
Tom Rini53f06132021-09-22 14:50:37 -0400[diff] [blame]97CONFIG_NAND_FSL_ELBC=y
Tom Rinia0de0752021-09-22 14:50:29 -0400[diff] [blame]98CONFIG_SYS_NAND_BLOCK_SIZE=0x4000
Tom Rini9ec4df32021-12-14 13:36:34 -0500[diff] [blame]99CONFIG_SYS_NAND_U_BOOT_LOCATIONS=y
100CONFIG_SYS_NAND_U_BOOT_OFFS=0x20000
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]101CONFIG_DM_SPI_FLASH=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]102CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng68d53422015-11-25 05:34:54 -0800[diff] [blame]103CONFIG_SPI_FLASH_SPANSION=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]104CONFIG_PHY_ATHEROS=y
105CONFIG_PHY_BROADCOM=y
106CONFIG_PHY_DAVICOM=y
107CONFIG_PHY_LXT=y
Mario Sixa8ca5c82018-04-27 14:52:21 +0200[diff] [blame]108CONFIG_PHY_MARVELL=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]109CONFIG_PHY_NATSEMI=y
110CONFIG_PHY_REALTEK=y
111CONFIG_PHY_SMSC=y
112CONFIG_PHY_VITESSE=y
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]113CONFIG_PHY_FIXED=y
114CONFIG_DM_ETH=y
115CONFIG_DM_MDIO=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]116CONFIG_PHY_GIGE=y
Simon Glassa77fda12015-08-19 09:33:43 -0600[diff] [blame]117CONFIG_E1000=y
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]118CONFIG_MII=y
119CONFIG_TSEC_ENET=y
Hou Zhiqiang2bc49ec2019-08-27 11:04:11 +0000[diff] [blame]120CONFIG_PCIE_FSL=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]121CONFIG_DM_RTC=y
Thomas Chou9e390032015-11-19 21:48:14 +0800[diff] [blame]122CONFIG_SYS_NS16550=y
Adam Fordf1b1f772018-04-15 13:51:26 -0400[diff] [blame]123CONFIG_SPI=y
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]124CONFIG_DM_SPI=y
Bin Menge5d5d442015-11-25 05:34:53 -0800[diff] [blame]125CONFIG_FSL_ESPI=y
Tom Rini645176d2016-09-08 16:31:26 -0400[diff] [blame]126CONFIG_USB=y
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]127CONFIG_USB_EHCI_FSL=y
Tom Rinib24550a2020-10-05 13:11:41 -0400[diff] [blame]128CONFIG_USB_STORAGE=y