blob: 4335259e58a67ce4f346c2220b9a13c1f97aade3 [file] [log] [blame]
Steve Sakomanc57cca22010-06-11 20:35:26 -07001/*
2 * (C) Copyright 2010
3 * Texas Instruments Incorporated, <www.ti.com>
4 * Steve Sakoman <steve@sakoman.com>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24#include <common.h>
25#include <asm/arch/sys_proto.h>
Sukumar Ghorai7e982c92010-09-18 20:56:18 -070026#include <asm/arch/mmc_host_def.h>
Chris Lalancettedf65a3f2011-12-13 09:41:12 +000027#include <asm/arch/clocks.h>
28#include <asm/arch/gpio.h>
Govindraj.R43b62392012-02-06 03:55:34 +000029#include <asm/gpio.h>
Steve Sakomanc57cca22010-06-11 20:35:26 -070030
Aneesh V469ec1e2011-07-21 09:10:01 -040031#include "panda_mux_data.h"
Steve Sakoman2ad853c2010-07-15 13:43:10 -070032
Govindraj.R43b62392012-02-06 03:55:34 +000033#ifdef CONFIG_USB_EHCI
34#include <usb.h>
35#include <asm/arch/ehci.h>
36#include <asm/ehci-omap.h>
37#endif
38
Chris Lalancettedf65a3f2011-12-13 09:41:12 +000039#define PANDA_ULPI_PHY_TYPE_GPIO 182
40
Steve Sakomanc57cca22010-06-11 20:35:26 -070041DECLARE_GLOBAL_DATA_PTR;
42
43const struct omap_sysinfo sysinfo = {
44 "Board: OMAP4 Panda\n"
45};
46
Chris Lalancettedf65a3f2011-12-13 09:41:12 +000047struct omap4_scrm_regs *const scrm = (struct omap4_scrm_regs *)0x4a30a000;
48
Steve Sakomanc57cca22010-06-11 20:35:26 -070049/**
50 * @brief board_init
51 *
52 * @return 0
53 */
54int board_init(void)
55{
Steve Sakoman27952012010-07-15 16:19:16 -040056 gpmc_init();
57
Steve Sakomanc57cca22010-06-11 20:35:26 -070058 gd->bd->bi_arch_number = MACH_TYPE_OMAP4_PANDA;
59 gd->bd->bi_boot_params = (0x80000000 + 0x100); /* boot param addr */
60
61 return 0;
62}
63
64int board_eth_init(bd_t *bis)
65{
66 return 0;
67}
68
69/**
70 * @brief misc_init_r - Configure Panda board specific configurations
71 * such as power configurations, ethernet initialization as phase2 of
72 * boot sequence
73 *
74 * @return 0
75 */
76int misc_init_r(void)
77{
Chris Lalancettedf65a3f2011-12-13 09:41:12 +000078 int phy_type;
79 u32 auxclk, altclksrc;
80
81 /* EHCI is not supported on ES1.0 */
82 if (omap_revision() == OMAP4430_ES1_0)
83 return 0;
84
Dan Murphy34f667b2013-04-18 06:29:53 +000085#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
86 if (omap_revision() >= OMAP4460_ES1_0 ||
87 omap_revision() <= OMAP4460_ES1_1)
88 setenv("board_name", strcat(CONFIG_SYS_BOARD, "-es"));
89#endif
90
Chris Lalancettedf65a3f2011-12-13 09:41:12 +000091 gpio_direction_input(PANDA_ULPI_PHY_TYPE_GPIO);
92 phy_type = gpio_get_value(PANDA_ULPI_PHY_TYPE_GPIO);
93
94 if (phy_type == 1) {
95 /* ULPI PHY supplied by auxclk3 derived from sys_clk */
96 debug("ULPI PHY supplied by auxclk3\n");
97
98 auxclk = readl(&scrm->auxclk3);
99 /* Select sys_clk */
100 auxclk &= ~AUXCLK_SRCSELECT_MASK;
101 auxclk |= AUXCLK_SRCSELECT_SYS_CLK << AUXCLK_SRCSELECT_SHIFT;
102 /* Set the divisor to 2 */
103 auxclk &= ~AUXCLK_CLKDIV_MASK;
104 auxclk |= AUXCLK_CLKDIV_2 << AUXCLK_CLKDIV_SHIFT;
105 /* Request auxilary clock #3 */
106 auxclk |= AUXCLK_ENABLE_MASK;
107
108 writel(auxclk, &scrm->auxclk3);
109 } else {
110 /* ULPI PHY supplied by auxclk1 derived from PER dpll */
111 debug("ULPI PHY supplied by auxclk1\n");
112
113 auxclk = readl(&scrm->auxclk1);
114 /* Select per DPLL */
115 auxclk &= ~AUXCLK_SRCSELECT_MASK;
116 auxclk |= AUXCLK_SRCSELECT_PER_DPLL << AUXCLK_SRCSELECT_SHIFT;
117 /* Set the divisor to 16 */
118 auxclk &= ~AUXCLK_CLKDIV_MASK;
119 auxclk |= AUXCLK_CLKDIV_16 << AUXCLK_CLKDIV_SHIFT;
120 /* Request auxilary clock #3 */
121 auxclk |= AUXCLK_ENABLE_MASK;
122
123 writel(auxclk, &scrm->auxclk1);
124 }
125
126 altclksrc = readl(&scrm->altclksrc);
127
128 /* Activate alternate system clock supplier */
129 altclksrc &= ~ALTCLKSRC_MODE_MASK;
130 altclksrc |= ALTCLKSRC_MODE_ACTIVE;
131
132 /* enable clocks */
133 altclksrc |= ALTCLKSRC_ENABLE_INT_MASK | ALTCLKSRC_ENABLE_EXT_MASK;
134
135 writel(altclksrc, &scrm->altclksrc);
136
Steve Sakomanc57cca22010-06-11 20:35:26 -0700137 return 0;
138}
Steve Sakoman2ad853c2010-07-15 13:43:10 -0700139
Sricharan508a58f2011-11-15 09:49:55 -0500140void set_muxconf_regs_essential(void)
141{
Lokesh Vutla9239f5b2013-05-30 02:54:30 +0000142 do_set_mux((*ctrl)->control_padconf_core_base,
143 core_padconf_array_essential,
Sricharan508a58f2011-11-15 09:49:55 -0500144 sizeof(core_padconf_array_essential) /
145 sizeof(struct pad_conf_entry));
146
Lokesh Vutla9239f5b2013-05-30 02:54:30 +0000147 do_set_mux((*ctrl)->control_padconf_wkup_base,
148 wkup_padconf_array_essential,
Sricharan508a58f2011-11-15 09:49:55 -0500149 sizeof(wkup_padconf_array_essential) /
150 sizeof(struct pad_conf_entry));
151
152 if (omap_revision() >= OMAP4460_ES1_0)
Lokesh Vutla9239f5b2013-05-30 02:54:30 +0000153 do_set_mux((*ctrl)->control_padconf_wkup_base,
Sricharan508a58f2011-11-15 09:49:55 -0500154 wkup_padconf_array_essential_4460,
155 sizeof(wkup_padconf_array_essential_4460) /
156 sizeof(struct pad_conf_entry));
157}
158
Aneesh V469ec1e2011-07-21 09:10:01 -0400159void set_muxconf_regs_non_essential(void)
Steve Sakoman2ad853c2010-07-15 13:43:10 -0700160{
Lokesh Vutla9239f5b2013-05-30 02:54:30 +0000161 do_set_mux((*ctrl)->control_padconf_core_base,
162 core_padconf_array_non_essential,
Aneesh V469ec1e2011-07-21 09:10:01 -0400163 sizeof(core_padconf_array_non_essential) /
Steve Sakoman2ad853c2010-07-15 13:43:10 -0700164 sizeof(struct pad_conf_entry));
165
Ricardo Salveti de Araujo53430a42011-09-21 10:17:31 +0000166 if (omap_revision() < OMAP4460_ES1_0)
Lokesh Vutla9239f5b2013-05-30 02:54:30 +0000167 do_set_mux((*ctrl)->control_padconf_core_base,
Ricardo Salveti de Araujo53430a42011-09-21 10:17:31 +0000168 core_padconf_array_non_essential_4430,
169 sizeof(core_padconf_array_non_essential_4430) /
170 sizeof(struct pad_conf_entry));
171 else
Lokesh Vutla9239f5b2013-05-30 02:54:30 +0000172 do_set_mux((*ctrl)->control_padconf_core_base,
Ricardo Salveti de Araujo53430a42011-09-21 10:17:31 +0000173 core_padconf_array_non_essential_4460,
174 sizeof(core_padconf_array_non_essential_4460) /
175 sizeof(struct pad_conf_entry));
176
Lokesh Vutla9239f5b2013-05-30 02:54:30 +0000177 do_set_mux((*ctrl)->control_padconf_wkup_base,
178 wkup_padconf_array_non_essential,
Aneesh V469ec1e2011-07-21 09:10:01 -0400179 sizeof(wkup_padconf_array_non_essential) /
Steve Sakoman2ad853c2010-07-15 13:43:10 -0700180 sizeof(struct pad_conf_entry));
Ricardo Salveti de Araujo53430a42011-09-21 10:17:31 +0000181
182 if (omap_revision() < OMAP4460_ES1_0)
Lokesh Vutla9239f5b2013-05-30 02:54:30 +0000183 do_set_mux((*ctrl)->control_padconf_wkup_base,
Ricardo Salveti de Araujo53430a42011-09-21 10:17:31 +0000184 wkup_padconf_array_non_essential_4430,
185 sizeof(wkup_padconf_array_non_essential_4430) /
186 sizeof(struct pad_conf_entry));
Steve Sakoman2ad853c2010-07-15 13:43:10 -0700187}
Sukumar Ghorai7e982c92010-09-18 20:56:18 -0700188
Sricharan508a58f2011-11-15 09:49:55 -0500189#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_GENERIC_MMC)
Sukumar Ghorai7e982c92010-09-18 20:56:18 -0700190int board_mmc_init(bd_t *bis)
191{
Nikita Kiryanove3913f52012-12-03 02:19:47 +0000192 return omap_mmc_init(0, 0, 0, -1, -1);
Sukumar Ghorai7e982c92010-09-18 20:56:18 -0700193}
194#endif
Sricharan508a58f2011-11-15 09:49:55 -0500195
Govindraj.R43b62392012-02-06 03:55:34 +0000196#ifdef CONFIG_USB_EHCI
197
198static struct omap_usbhs_board_data usbhs_bdata = {
199 .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
200 .port_mode[1] = OMAP_USBHS_PORT_MODE_UNUSED,
201 .port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
202};
203
Lucas Stach676ae062012-09-26 00:14:35 +0200204int ehci_hcd_init(int index, struct ehci_hccr **hccr, struct ehci_hcor **hcor)
Govindraj.R43b62392012-02-06 03:55:34 +0000205{
206 int ret;
207 unsigned int utmi_clk;
208
209 /* Now we can enable our port clocks */
210 utmi_clk = readl((void *)CM_L3INIT_HSUSBHOST_CLKCTRL);
211 utmi_clk |= HSUSBHOST_CLKCTRL_CLKSEL_UTMI_P1_MASK;
212 sr32((void *)CM_L3INIT_HSUSBHOST_CLKCTRL, 0, 32, utmi_clk);
213
Lucas Stach676ae062012-09-26 00:14:35 +0200214 ret = omap_ehci_hcd_init(&usbhs_bdata, hccr, hcor);
Govindraj.R43b62392012-02-06 03:55:34 +0000215 if (ret < 0)
216 return ret;
217
218 return 0;
219}
220
Lucas Stach676ae062012-09-26 00:14:35 +0200221int ehci_hcd_stop(int index)
Govindraj.R43b62392012-02-06 03:55:34 +0000222{
223 return omap_ehci_hcd_stop();
224}
225#endif
226
Sricharan508a58f2011-11-15 09:49:55 -0500227/*
228 * get_board_rev() - get board revision
229 */
230u32 get_board_rev(void)
231{
232 return 0x20;
233}