Blame - board/gdsys/405ex/405ex.c - platform/external/u-boot

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

1

#include <common.h>

2

#include <asm/ppc4xx.h>

3

#include <asm/ppc405.h>

4

#include <asm/processor.h>

5

#include <asm/io.h>

6

7

#include <gdsys_fpga.h>

#include "405ex.h"

#define REFLECTION_TESTPATTERN 0xdede

12

#define REFLECTION_TESTPATTERN_INV (~REFLECTION_TESTPATTERN & 0xffff)

13

14

DECLARE_GLOBAL_DATA_PTR;

15

16

int get_fpga_state(unsigned dev)

17

{

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame^]

18

return gd->arch.fpga_state[dev];

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

19

}

20

21

void print_fpga_state(unsigned dev)

22

{

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame^]

23

if (gd->arch.fpga_state[dev] & FPGA_STATE_DONE_FAILED)

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

24

puts(" Waiting for FPGA-DONE timed out.\n");

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame^]

25

if (gd->arch.fpga_state[dev] & FPGA_STATE_REFLECTION_FAILED)

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

26

puts(" FPGA reflection test failed.\n");

27

}

28

29

int board_early_init_f(void)

{

u32 val;

/*--------------------------------------------------------------------+

34

| Interrupt controller setup

35

+--------------------------------------------------------------------+

36

+---------------------------------------------------------------------+

37

38

+---------+-----------------------------------+-------+-------+-------+

39

40

41

| IRQ 02 | IIC0 | High | Level | Non |

42

| IRQ 03 | TBD | High | Level | Non |

43

| IRQ 04 | TBD | High | Level | Non |

44

| IRQ 05 | EBM | High | Level | Non |

45

| IRQ 06 | BGI | High | Level | Non |

46

| IRQ 07 | IIC1 | Rising| Edge | Non |

47

| IRQ 08 | SPI | High | Lvl/ed| Non |

48

| IRQ 09 | External IRQ 0 - (PCI-Express) | pgm H | Pgm | Non |

| IRQ 27 | External IRQ 4 | pgm H | Pgm | Non |

|----------------------------------------------------------------------

| IRQ 37 | EBC | High |Lvl Edg| Non |

|----------------------------------------------------------------------

| IRQ 71 | Reserved | N/A | N/A | Non |

| IRQ 79 | Reserved | N/A | N/A | Non |

| IRQ 87 | Reserved | N/A | N/A | Non |

| IRQ 94 | Reserved | N/A | N/A | Non |

135

| IRQ 95 | Reserved | N/A | N/A | Non |

136

|---------------------------------------------------------------------

137

+---------+-----------------------------------+-------+-------+------*/

138

/*--------------------------------------------------------------------+

139

| Initialise UIC registers. Clear all interrupts. Disable all

140

| interrupts.

141

| Set critical interrupt values. Set interrupt polarities. Set

142

| interrupt trigger levels. Make bit 0 High priority. Clear all

143

| interrupts again.

144

+-------------------------------------------------------------------*/

145

146

mtdcr(UIC2SR, 0xffffffff); /* Clear all interrupts */

147

mtdcr(UIC2ER, 0x00000000); /* disable all interrupts */

148

mtdcr(UIC2CR, 0x00000000); /* Set Critical / Non Critical interrupts */

149

mtdcr(UIC2PR, 0xf7ffffff); /* Set Interrupt Polarities */

150

mtdcr(UIC2TR, 0x01e1fff8); /* Set Interrupt Trigger Levels */

151

mtdcr(UIC2VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

152

mtdcr(UIC2SR, 0x00000000); /* clear all interrupts */

153

mtdcr(UIC2SR, 0xffffffff); /* clear all interrupts */

154

155

mtdcr(UIC1SR, 0xffffffff); /* Clear all interrupts */

156

mtdcr(UIC1ER, 0x00000000); /* disable all interrupts */

157

mtdcr(UIC1CR, 0x00000000); /* Set Critical / Non Critical interrupts */

158

mtdcr(UIC1PR, 0xfffac785); /* Set Interrupt Polarities */

159

mtdcr(UIC1TR, 0x001d0040); /* Set Interrupt Trigger Levels */

160

mtdcr(UIC1VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

161

mtdcr(UIC1SR, 0x00000000); /* clear all interrupts */

162

mtdcr(UIC1SR, 0xffffffff); /* clear all interrupts */

163

164

mtdcr(UIC0SR, 0xffffffff); /* Clear all interrupts */

165

mtdcr(UIC0ER, 0x0000000a); /* Disable all interrupts */

166

/* Except cascade UIC0 and UIC1 */

167

mtdcr(UIC0CR, 0x00000000); /* Set Critical / Non Critical interrupts */

168

mtdcr(UIC0PR, 0xffbfefef); /* Set Interrupt Polarities */

169

mtdcr(UIC0TR, 0x00007000); /* Set Interrupt Trigger Levels */

170

mtdcr(UIC0VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */

171

mtdcr(UIC0SR, 0x00000000); /* clear all interrupts */

172

mtdcr(UIC0SR, 0xffffffff); /* clear all interrupts */

173

174

/*

175

* Note: Some cores are still in reset when the chip starts, so

176

* take them out of reset

*/

mtsdr(SDR0_SRST, 0);

/*

* Configure PFC (Pin Function Control) registers

182

*/

183

val = SDR0_PFC1_GPT_FREQ;

184

mtsdr(SDR0_PFC1, val);

return 0;

}

int board_early_init_r(void)

{

unsigned k;

unsigned ctr;

for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k)

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame^]

195

gd->arch.fpga_state[k] = 0;

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

/*

* reset FPGA

*/

gd405ex_init();

gd405ex_set_fpga_reset(1);

gd405ex_setup_hw();

for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k) {

207

ctr = 0;

208

while (!gd405ex_get_fpga_done(k)) {

209

udelay(100000);

210

if (ctr++ > 5) {

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame^]

211

gd->arch.fpga_state[k] |=

212

FPGA_STATE_DONE_FAILED;

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

break;

}

}

}

udelay(10);

gd405ex_set_fpga_reset(0);

221

222

for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k) {

Dirk Eibach

0e60aa8

2012-04-27 10:33:46 +0200

[diff] [blame]

223

struct ihs_fpga *fpga =

224

(struct ihs_fpga *)CONFIG_SYS_FPGA_BASE(k);

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

225

#ifdef CONFIG_SYS_FPGA_NO_RFL_HI

226

u16 *reflection_target = &fpga->reflection_low;

227

#else

228

u16 *reflection_target = &fpga->reflection_high;

229

#endif

230

/*

231

* wait for fpga out of reset

*/

ctr = 0;

while (1) {

out_le16(&fpga->reflection_low,

236

REFLECTION_TESTPATTERN);

237

238

if (in_le16(reflection_target) ==

239

REFLECTION_TESTPATTERN_INV)

break;

udelay(100000);

if (ctr++ > 5) {

Simon Glass

923a662

2012-12-13 20:49:02 +0000

[diff] [blame^]

244

gd->arch.fpga_state[k] |=

Dirk Eibach

255ef4d

2011-10-20 11:12:55 +0200

[diff] [blame]

245

FPGA_STATE_REFLECTION_FAILED;

break;

}

}

}

return 0;

}