blob: 41bf05be4c042a6c9f86b16db7b5731b316000b9 [file] [log] [blame]
Andy Fleming50586ef2008-10-30 16:47:16 -05001/*
2 * FSL SD/MMC Defines
3 *-------------------------------------------------------------------
4 *
Priyanka Jain32c8cfb2011-02-09 09:24:10 +05305 * Copyright 2007-2008,2010-2011 Freescale Semiconductor, Inc
Andy Fleming50586ef2008-10-30 16:47:16 -05006 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Andy Fleming50586ef2008-10-30 16:47:16 -05008 */
9
10#ifndef __FSL_ESDHC_H__
11#define __FSL_ESDHC_H__
12
Anton Vorontsovb33433a2009-06-10 00:25:29 +040013#include <asm/errno.h>
Stefano Babicc67bee12010-02-05 15:11:27 +010014#include <asm/byteorder.h>
Anton Vorontsovb33433a2009-06-10 00:25:29 +040015
Pantelis Antoniou93bfd612014-03-11 19:34:20 +020016/* needed for the mmc_cfg definition */
17#include <mmc.h>
18
Andy Fleming50586ef2008-10-30 16:47:16 -050019/* FSL eSDHC-specific constants */
20#define SYSCTL 0x0002e02c
21#define SYSCTL_INITA 0x08000000
22#define SYSCTL_TIMEOUT_MASK 0x000f0000
Li Yang1118cdb2010-01-07 16:00:13 +080023#define SYSCTL_CLOCK_MASK 0x0000fff0
Stefano Babicc67bee12010-02-05 15:11:27 +010024#define SYSCTL_CKEN 0x00000008
Andy Fleming50586ef2008-10-30 16:47:16 -050025#define SYSCTL_PEREN 0x00000004
26#define SYSCTL_HCKEN 0x00000002
27#define SYSCTL_IPGEN 0x00000001
Jerry Huang48bb3bb2010-03-18 15:57:06 -050028#define SYSCTL_RSTA 0x01000000
Dirk Behme7a5b8022012-03-26 03:13:05 +000029#define SYSCTL_RSTC 0x02000000
30#define SYSCTL_RSTD 0x04000000
Andy Fleming50586ef2008-10-30 16:47:16 -050031
32#define IRQSTAT 0x0002e030
33#define IRQSTAT_DMAE (0x10000000)
34#define IRQSTAT_AC12E (0x01000000)
35#define IRQSTAT_DEBE (0x00400000)
36#define IRQSTAT_DCE (0x00200000)
37#define IRQSTAT_DTOE (0x00100000)
38#define IRQSTAT_CIE (0x00080000)
39#define IRQSTAT_CEBE (0x00040000)
40#define IRQSTAT_CCE (0x00020000)
41#define IRQSTAT_CTOE (0x00010000)
42#define IRQSTAT_CINT (0x00000100)
43#define IRQSTAT_CRM (0x00000080)
44#define IRQSTAT_CINS (0x00000040)
45#define IRQSTAT_BRR (0x00000020)
46#define IRQSTAT_BWR (0x00000010)
47#define IRQSTAT_DINT (0x00000008)
48#define IRQSTAT_BGE (0x00000004)
49#define IRQSTAT_TC (0x00000002)
50#define IRQSTAT_CC (0x00000001)
51
52#define CMD_ERR (IRQSTAT_CIE | IRQSTAT_CEBE | IRQSTAT_CCE)
Andrew Gabbasov9b74dc52013-04-07 23:06:08 +000053#define DATA_ERR (IRQSTAT_DEBE | IRQSTAT_DCE | IRQSTAT_DTOE | \
54 IRQSTAT_DMAE)
55#define DATA_COMPLETE (IRQSTAT_TC | IRQSTAT_DINT)
Andy Fleming50586ef2008-10-30 16:47:16 -050056
57#define IRQSTATEN 0x0002e034
58#define IRQSTATEN_DMAE (0x10000000)
59#define IRQSTATEN_AC12E (0x01000000)
60#define IRQSTATEN_DEBE (0x00400000)
61#define IRQSTATEN_DCE (0x00200000)
62#define IRQSTATEN_DTOE (0x00100000)
63#define IRQSTATEN_CIE (0x00080000)
64#define IRQSTATEN_CEBE (0x00040000)
65#define IRQSTATEN_CCE (0x00020000)
66#define IRQSTATEN_CTOE (0x00010000)
67#define IRQSTATEN_CINT (0x00000100)
68#define IRQSTATEN_CRM (0x00000080)
69#define IRQSTATEN_CINS (0x00000040)
70#define IRQSTATEN_BRR (0x00000020)
71#define IRQSTATEN_BWR (0x00000010)
72#define IRQSTATEN_DINT (0x00000008)
73#define IRQSTATEN_BGE (0x00000004)
74#define IRQSTATEN_TC (0x00000002)
75#define IRQSTATEN_CC (0x00000001)
76
77#define PRSSTAT 0x0002e024
Dirk Behme7a5b8022012-03-26 03:13:05 +000078#define PRSSTAT_DAT0 (0x01000000)
Andy Fleming50586ef2008-10-30 16:47:16 -050079#define PRSSTAT_CLSL (0x00800000)
80#define PRSSTAT_WPSPL (0x00080000)
81#define PRSSTAT_CDPL (0x00040000)
82#define PRSSTAT_CINS (0x00010000)
83#define PRSSTAT_BREN (0x00000800)
Dipen Dudhat77c14582009-10-05 15:41:58 +053084#define PRSSTAT_BWEN (0x00000400)
Andy Fleming50586ef2008-10-30 16:47:16 -050085#define PRSSTAT_DLA (0x00000004)
86#define PRSSTAT_CICHB (0x00000002)
87#define PRSSTAT_CIDHB (0x00000001)
88
89#define PROCTL 0x0002e028
90#define PROCTL_INIT 0x00000020
91#define PROCTL_DTW_4 0x00000002
92#define PROCTL_DTW_8 0x00000004
93
94#define CMDARG 0x0002e008
95
96#define XFERTYP 0x0002e00c
97#define XFERTYP_CMD(x) ((x & 0x3f) << 24)
98#define XFERTYP_CMDTYP_NORMAL 0x0
99#define XFERTYP_CMDTYP_SUSPEND 0x00400000
100#define XFERTYP_CMDTYP_RESUME 0x00800000
101#define XFERTYP_CMDTYP_ABORT 0x00c00000
102#define XFERTYP_DPSEL 0x00200000
103#define XFERTYP_CICEN 0x00100000
104#define XFERTYP_CCCEN 0x00080000
105#define XFERTYP_RSPTYP_NONE 0
106#define XFERTYP_RSPTYP_136 0x00010000
107#define XFERTYP_RSPTYP_48 0x00020000
108#define XFERTYP_RSPTYP_48_BUSY 0x00030000
109#define XFERTYP_MSBSEL 0x00000020
110#define XFERTYP_DTDSEL 0x00000010
Volodymyr Riazantsev0e1bf612015-01-20 10:16:44 -0500111#define XFERTYP_DDREN 0x00000008
Andy Fleming50586ef2008-10-30 16:47:16 -0500112#define XFERTYP_AC12EN 0x00000004
113#define XFERTYP_BCEN 0x00000002
114#define XFERTYP_DMAEN 0x00000001
115
116#define CINS_TIMEOUT 1000
Dipen Dudhat77c14582009-10-05 15:41:58 +0530117#define PIO_TIMEOUT 100000
Andy Fleming50586ef2008-10-30 16:47:16 -0500118
119#define DSADDR 0x2e004
120
121#define CMDRSP0 0x2e010
122#define CMDRSP1 0x2e014
123#define CMDRSP2 0x2e018
124#define CMDRSP3 0x2e01c
125
126#define DATPORT 0x2e020
127
128#define WML 0x2e044
129#define WML_WRITE 0x00010000
Priyanka Jain32c8cfb2011-02-09 09:24:10 +0530130#ifdef CONFIG_FSL_SDHC_V2_3
131#define WML_RD_WML_MAX 0x80
132#define WML_WR_WML_MAX 0x80
133#define WML_RD_WML_MAX_VAL 0x0
134#define WML_WR_WML_MAX_VAL 0x0
135#define WML_RD_WML_MASK 0x7f
136#define WML_WR_WML_MASK 0x7f0000
137#else
138#define WML_RD_WML_MAX 0x10
139#define WML_WR_WML_MAX 0x80
140#define WML_RD_WML_MAX_VAL 0x10
141#define WML_WR_WML_MAX_VAL 0x80
Roy Zangab467c52010-02-09 18:23:33 +0800142#define WML_RD_WML_MASK 0xff
143#define WML_WR_WML_MASK 0xff0000
Priyanka Jain32c8cfb2011-02-09 09:24:10 +0530144#endif
Andy Fleming50586ef2008-10-30 16:47:16 -0500145
146#define BLKATTR 0x2e004
147#define BLKATTR_CNT(x) ((x & 0xffff) << 16)
148#define BLKATTR_SIZE(x) (x & 0x1fff)
149#define MAX_BLK_CNT 0x7fff /* so malloc will have enough room with 32M */
150
151#define ESDHC_HOSTCAPBLT_VS18 0x04000000
152#define ESDHC_HOSTCAPBLT_VS30 0x02000000
153#define ESDHC_HOSTCAPBLT_VS33 0x01000000
154#define ESDHC_HOSTCAPBLT_SRS 0x00800000
155#define ESDHC_HOSTCAPBLT_DMAS 0x00400000
156#define ESDHC_HOSTCAPBLT_HSS 0x00200000
157
Otavio Salvadorf022d362015-02-17 10:42:43 -0200158#define ESDHC_VENDORSPEC_VSELECT 0x00000002 /* Use 1.8V */
159
Stefano Babicc67bee12010-02-05 15:11:27 +0100160struct fsl_esdhc_cfg {
Yangbo Lu8b064602015-03-20 19:28:31 -0700161#ifdef CONFIG_LS2085A
162 u64 esdhc_base;
163#else
Stefano Babicc67bee12010-02-05 15:11:27 +0100164 u32 esdhc_base;
Yangbo Lu8b064602015-03-20 19:28:31 -0700165#endif
Benoît Thébaudeaua2ac1b32012-10-01 08:36:25 +0000166 u32 sdhc_clk;
Abbas Razaaad46592013-03-25 09:13:34 +0000167 u8 max_bus_width;
Pantelis Antoniou93bfd612014-03-11 19:34:20 +0200168 struct mmc_config cfg;
Stefano Babicc67bee12010-02-05 15:11:27 +0100169};
170
171/* Select the correct accessors depending on endianess */
Wang Huanc82e9de2014-09-05 13:52:39 +0800172#if defined CONFIG_SYS_FSL_ESDHC_LE
173#define esdhc_read32 in_le32
174#define esdhc_write32 out_le32
175#define esdhc_clrsetbits32 clrsetbits_le32
176#define esdhc_clrbits32 clrbits_le32
177#define esdhc_setbits32 setbits_le32
178#elif defined(CONFIG_SYS_FSL_ESDHC_BE)
179#define esdhc_read32 in_be32
180#define esdhc_write32 out_be32
181#define esdhc_clrsetbits32 clrsetbits_be32
182#define esdhc_clrbits32 clrbits_be32
183#define esdhc_setbits32 setbits_be32
184#elif __BYTE_ORDER == __LITTLE_ENDIAN
Stefano Babicc67bee12010-02-05 15:11:27 +0100185#define esdhc_read32 in_le32
186#define esdhc_write32 out_le32
187#define esdhc_clrsetbits32 clrsetbits_le32
188#define esdhc_clrbits32 clrbits_le32
189#define esdhc_setbits32 setbits_le32
190#elif __BYTE_ORDER == __BIG_ENDIAN
191#define esdhc_read32 in_be32
192#define esdhc_write32 out_be32
193#define esdhc_clrsetbits32 clrsetbits_be32
194#define esdhc_clrbits32 clrbits_be32
195#define esdhc_setbits32 setbits_be32
196#else
197#error "Endianess is not defined: please fix to continue"
198#endif
199
Anton Vorontsovb33433a2009-06-10 00:25:29 +0400200#ifdef CONFIG_FSL_ESDHC
Andy Fleming50586ef2008-10-30 16:47:16 -0500201int fsl_esdhc_mmc_init(bd_t *bis);
Stefano Babicc67bee12010-02-05 15:11:27 +0100202int fsl_esdhc_initialize(bd_t *bis, struct fsl_esdhc_cfg *cfg);
Anton Vorontsovb33433a2009-06-10 00:25:29 +0400203void fdt_fixup_esdhc(void *blob, bd_t *bd);
204#else
205static inline int fsl_esdhc_mmc_init(bd_t *bis) { return -ENOSYS; }
206static inline void fdt_fixup_esdhc(void *blob, bd_t *bd) {}
207#endif /* CONFIG_FSL_ESDHC */
Ying Zhangbb0dc102013-08-16 15:16:11 +0800208void __noreturn mmc_boot(void);
Prabhakar Kushwaha1eaa7422014-04-08 19:13:22 +0530209void mmc_spl_load_image(uint32_t offs, unsigned int size, void *vdst);
Andy Fleming50586ef2008-10-30 16:47:16 -0500210
211#endif /* __FSL_ESDHC_H__ */