blob: ae69f67b482f3be84e8e4ba277d6852ef249222b [file] [log] [blame]
TsiChungLiewa1436a82007-08-16 13:20:50 -05001/*
2 * (C) Copyright 2000-2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
6 * Hayden Fraser (Hayden.Fraser@freescale.com)
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#include <common.h>
28#include <asm/immap.h>
29
30int checkboard(void)
31{
32 puts("Board: ");
33 puts("Freescale MCF5253 EVBE\n");
34 return 0;
35};
36
Becky Bruce9973e3c2008-06-09 16:03:40 -050037phys_size_t initdram(int board_type)
TsiChungLiewa1436a82007-08-16 13:20:50 -050038{
TsiChungLiewa1436a82007-08-16 13:20:50 -050039 /*
40 * Check to see if the SDRAM has already been initialized
41 * by a run control tool
42 */
43 if (!(mbar_readLong(MCFSIM_DCR) & 0x8000)) {
44 u32 RC, dramsize;
45
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020046 RC = (CONFIG_SYS_CLK / 1000000) >> 1;
TsiChungLiewa1436a82007-08-16 13:20:50 -050047 RC = (RC * 15) >> 4;
48
49 /* Initialize DRAM Control Register: DCR */
50 mbar_writeShort(MCFSIM_DCR, (0x8400 | RC));
TsiChung Liewd3613072008-08-06 14:11:36 -050051 asm("nop");
TsiChungLiewa1436a82007-08-16 13:20:50 -050052
TsiChung Liewd3613072008-08-06 14:11:36 -050053 mbar_writeLong(MCFSIM_DACR0, 0x00002320);
54 asm("nop");
TsiChungLiewa1436a82007-08-16 13:20:50 -050055
56 /* Initialize DMR0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020057 dramsize = ((CONFIG_SYS_SDRAM_SIZE << 20) - 1) & 0xFFFC0000;
TsiChungLiewa1436a82007-08-16 13:20:50 -050058 mbar_writeLong(MCFSIM_DMR0, dramsize | 1);
TsiChung Liewd3613072008-08-06 14:11:36 -050059 asm("nop");
TsiChungLiewa1436a82007-08-16 13:20:50 -050060
TsiChung Liewd3613072008-08-06 14:11:36 -050061 mbar_writeLong(MCFSIM_DACR0, 0x00002328);
62 asm("nop");
TsiChungLiewa1436a82007-08-16 13:20:50 -050063
64 /* Write to this block to initiate precharge */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020065 *(u32 *) (CONFIG_SYS_SDRAM_BASE) = 0xa5a5a5a5;
TsiChung Liewd3613072008-08-06 14:11:36 -050066 asm("nop");
TsiChungLiewa1436a82007-08-16 13:20:50 -050067
68 /* Set RE bit in DACR */
69 mbar_writeLong(MCFSIM_DACR0,
70 mbar_readLong(MCFSIM_DACR0) | 0x8000);
TsiChung Liewd3613072008-08-06 14:11:36 -050071 asm("nop");
TsiChungLiewa1436a82007-08-16 13:20:50 -050072
73 /* Wait for at least 8 auto refresh cycles to occur */
74 udelay(500);
75
76 /* Finish the configuration by issuing the MRS */
77 mbar_writeLong(MCFSIM_DACR0,
78 mbar_readLong(MCFSIM_DACR0) | 0x0040);
TsiChung Liewd3613072008-08-06 14:11:36 -050079 asm("nop");
TsiChungLiewa1436a82007-08-16 13:20:50 -050080
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081 *(u32 *) (CONFIG_SYS_SDRAM_BASE + 0x800) = 0xa5a5a5a5;
TsiChungLiewa1436a82007-08-16 13:20:50 -050082 }
83
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020084 return CONFIG_SYS_SDRAM_SIZE * 1024 * 1024;
TsiChungLiewa1436a82007-08-16 13:20:50 -050085}
86
87int testdram(void)
88{
89 /* TODO: XXX XXX XXX */
90 printf("DRAM test not implemented!\n");
91
92 return (0);
93}
94
95#ifdef CONFIG_CMD_IDE
96#include <ata.h>
97int ide_preinit(void)
98{
99 return (0);
100}
101
102void ide_set_reset(int idereset)
103{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104 volatile atac_t *ata = (atac_t *) CONFIG_SYS_ATA_BASE_ADDR;
TsiChungLiewa1436a82007-08-16 13:20:50 -0500105 long period;
106 /* t1, t2, t3, t4, t5, t6, t9, tRD, tA */
107 int piotms[5][9] = { {70, 165, 60, 30, 50, 5, 20, 0, 35}, /* PIO 0 */
108 {50, 125, 45, 20, 35, 5, 15, 0, 35}, /* PIO 1 */
109 {30, 100, 30, 15, 20, 5, 10, 0, 35}, /* PIO 2 */
110 {30, 80, 30, 10, 20, 5, 10, 0, 35}, /* PIO 3 */
111 {25, 70, 20, 10, 20, 5, 10, 0, 35} /* PIO 4 */
112 };
113
114 if (idereset) {
115 ata->cr = 0; /* control reset */
116 udelay(100);
117 } else {
118 mbar2_writeLong(CIM_MISCCR, CIM_MISCCR_CPUEND);
119
120#define CALC_TIMING(t) (t + period - 1) / period
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121 period = 1000000000 / (CONFIG_SYS_CLK / 2); /* period in ns */
TsiChungLiewa1436a82007-08-16 13:20:50 -0500122
123 /*ata->ton = CALC_TIMING (180); */
124 ata->t1 = CALC_TIMING(piotms[2][0]);
125 ata->t2w = CALC_TIMING(piotms[2][1]);
126 ata->t2r = CALC_TIMING(piotms[2][1]);
127 ata->ta = CALC_TIMING(piotms[2][8]);
128 ata->trd = CALC_TIMING(piotms[2][7]);
129 ata->t4 = CALC_TIMING(piotms[2][3]);
130 ata->t9 = CALC_TIMING(piotms[2][6]);
131
132 ata->cr = 0x40; /* IORDY enable */
133 udelay(2000);
134 ata->cr |= 0x01; /* IORDY enable */
135 }
136}
137#endif /* CONFIG_CMD_IDE */