Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 941b5a40a5012b1e3541f60ef94cc5a5b7f60721 / . / board / pcs440ep / init.S
blob: c0e83de25795ca85eec053e08e5640d52a17ccdb [file] [log] [blame]
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]1/*
2 * (C) Copyright 2006
3 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +0200[diff] [blame]5 * SPDX-License-Identifier: GPL-2.0+
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]6 */
7
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200[diff] [blame]8#include <asm-offsets.h>
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]9#include <ppc_asm.tmpl>
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]10#include <asm/mmu.h>
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]11#include <config.h>
12
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]13/**************************************************************************
14 * TLB TABLE
15 *
16 * This table is used by the cpu boot code to setup the initial tlb
17 * entries. Rather than make broad assumptions in the cpu source tree,
18 * this table lets each board set things up however they like.
19 *
20 * Pointer to the table is returned in r1
21 *
22 *************************************************************************/
23
24 .section .bootpg,"ax"
25 .globl tlbtab
26
27tlbtab:
Heiko Schocher566a4942007-06-22 19:11:54 +0200[diff] [blame]28 tlbtab_start
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]29
Heiko Schocher566a4942007-06-22 19:11:54 +0200[diff] [blame]30 /*
31 * BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to use the
32 * speed up boot process. It is patched after relocation to enable SA_I
33 */
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]34 tlbentry( CONFIG_SYS_BOOT_BASE_ADDR, SZ_256M, CONFIG_SYS_BOOT_BASE_ADDR, 0, AC_RWX | SA_G/*|SA_I*/)
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]35
Heiko Schocher566a4942007-06-22 19:11:54 +0200[diff] [blame]36 /* TLB-entry for init-ram in dcache (SA_I must be turned off!) */
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]37 tlbentry( CONFIG_SYS_INIT_RAM_ADDR, SZ_64K, CONFIG_SYS_INIT_RAM_ADDR, 0, AC_RWX | SA_G )
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]38
Heiko Schocher566a4942007-06-22 19:11:54 +0200[diff] [blame]39 /*
40 * TLB entries for SDRAM are not needed on this platform.
41 * They are dynamically generated in the SPD DDR detection
42 * routine.
43 */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]44
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]45 tlbentry( CONFIG_SYS_PCI_BASE, SZ_256M, CONFIG_SYS_PCI_BASE, 0, AC_RW | SA_IG )
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]46
Heiko Schocher566a4942007-06-22 19:11:54 +0200[diff] [blame]47 /* PCI */
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]48 tlbentry( CONFIG_SYS_PCI_MEMBASE, SZ_256M, CONFIG_SYS_PCI_MEMBASE, 0, AC_RW | SA_IG )
49 tlbentry( CONFIG_SYS_PCI_MEMBASE1, SZ_256M, CONFIG_SYS_PCI_MEMBASE1, 0, AC_RW | SA_IG )
50 tlbentry( CONFIG_SYS_PCI_MEMBASE2, SZ_256M, CONFIG_SYS_PCI_MEMBASE2, 0, AC_RW | SA_IG )
51 tlbentry( CONFIG_SYS_PCI_MEMBASE3, SZ_256M, CONFIG_SYS_PCI_MEMBASE3, 0, AC_RW | SA_IG )
Stefan Roesea4c8d132006-06-02 16:18:04 +0200[diff] [blame]52
Heiko Schocher566a4942007-06-22 19:11:54 +0200[diff] [blame]53 /* USB 2.0 Device */
Stefan Roesecf6eb6d2010-04-14 13:57:18 +0200[diff] [blame]54 tlbentry( CONFIG_SYS_USB_DEVICE, SZ_1K, 0x50000000, 0, AC_RW | SA_IG )
Heiko Schocher566a4942007-06-22 19:11:54 +0200[diff] [blame]55
56 tlbtab_end