blob: f6b4cc01c288cf549b774d145ae8179b59046541 [file] [log] [blame]
Dirk Eibachd7b26d52008-10-08 15:37:50 +02001/*
2 * (C) Copyright 2007-2008
3 * Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de
4 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02005 * SPDX-License-Identifier: GPL-2.0+
Dirk Eibachd7b26d52008-10-08 15:37:50 +02006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
Dirk Eibachd7b26d52008-10-08 15:37:50 +020011#define CONFIG_405EP 1 /* this is a PPC405 CPU */
Dirk Eibachd7b26d52008-10-08 15:37:50 +020012#define CONFIG_NEO 1 /* on a Neo board */
13
Wolfgang Denk2ae18242010-10-06 09:05:45 +020014#define CONFIG_SYS_TEXT_BASE 0xFFFC0000
15
Dirk Eibachd7b26d52008-10-08 15:37:50 +020016/*
17 * Include common defines/options for all AMCC eval boards
18 */
19#define CONFIG_HOSTNAME neo
20#include "amcc-common.h"
21
Dirk Eibach6e9e6c32012-04-26 03:54:22 +000022#define CONFIG_BOARD_EARLY_INIT_R
23#define CONFIG_MISC_INIT_R
24#define CONFIG_LAST_STAGE_INIT
Dirk Eibachd7b26d52008-10-08 15:37:50 +020025
26#define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
27
28/*
29 * Configure PLL
30 */
31#define PLLMR0_DEFAULT PLLMR0_266_133_66_33
32#define PLLMR1_DEFAULT PLLMR1_266_133_66_33
33
34/* new uImage format support */
Dirk Eibach9a4f4792014-07-03 09:28:26 +020035#define CONFIG_FIT_DISABLE_SHA256
Dirk Eibachd7b26d52008-10-08 15:37:50 +020036
37#define CONFIG_ENV_IS_IN_FLASH /* use FLASH for environment vars */
38
39/*
40 * Default environment variables
41 */
42#define CONFIG_EXTRA_ENV_SETTINGS \
43 CONFIG_AMCC_DEF_ENV \
44 CONFIG_AMCC_DEF_ENV_POWERPC \
45 CONFIG_AMCC_DEF_ENV_NOR_UPD \
46 "kernel_addr=fc000000\0" \
47 "fdt_addr=fc1e0000\0" \
48 "ramdisk_addr=fc200000\0" \
49 ""
50
51#define CONFIG_PHY_ADDR 4 /* PHY address */
52#define CONFIG_HAS_ETH0
53#define CONFIG_HAS_ETH1
54#define CONFIG_PHY1_ADDR 0xc /* EMAC1 PHY address */
55#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ
56
57/*
58 * Commands additional to the ones defined in amcc-common.h
59 */
Dirk Eibachd7b26d52008-10-08 15:37:50 +020060#define CONFIG_CMD_DTT
Dirk Eibach4fb9b412014-07-03 09:28:25 +020061#undef CONFIG_CMD_DIAG
Dirk Eibachd7b26d52008-10-08 15:37:50 +020062#undef CONFIG_CMD_EEPROM
Dirk Eibach4fb9b412014-07-03 09:28:25 +020063#undef CONFIG_CMD_IRQ
Dirk Eibachd7b26d52008-10-08 15:37:50 +020064
65/*
66 * SDRAM configuration (please see cpu/ppc/sdram.[ch])
67 */
68#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
69
70/* SDRAM timings used in datasheet */
71#define CONFIG_SYS_SDRAM_CL 3 /* CAS latency */
72#define CONFIG_SYS_SDRAM_tRP 20 /* PRECHARGE command period */
73#define CONFIG_SYS_SDRAM_tRC 66 /* ACTIVE-to-ACTIVE command period */
74#define CONFIG_SYS_SDRAM_tRCD 20 /* ACTIVE-to-READ delay */
75#define CONFIG_SYS_SDRAM_tRFC 66 /* Auto refresh period */
76
77/*
78 * If CONFIG_SYS_EXT_SERIAL_CLOCK, then the UART divisor is 1.
79 * If CONFIG_SYS_405_UART_ERRATA_59, then UART divisor is 31.
80 * Otherwise, UART divisor is determined by CPU Clock and CONFIG_SYS_BASE_BAUD value.
81 * The Linux BASE_BAUD define should match this configuration.
82 * baseBaud = cpuClock/(uartDivisor*16)
83 * If CONFIG_SYS_405_UART_ERRATA_59 and 200MHz CPU clock,
84 * set Linux BASE_BAUD to 403200.
85 */
Stefan Roese550650d2010-09-20 16:05:31 +020086#define CONFIG_CONS_INDEX 1 /* Use UART0 */
Stefan Roese550650d2010-09-20 16:05:31 +020087#define CONFIG_SYS_NS16550_SERIAL
88#define CONFIG_SYS_NS16550_REG_SIZE 1
89#define CONFIG_SYS_NS16550_CLK get_serial_clock()
90
Dirk Eibachd7b26d52008-10-08 15:37:50 +020091#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */
92#undef CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */
93#define CONFIG_SYS_BASE_BAUD 691200
94
95/*
96 * I2C stuff
97 */
Dirk Eibach880540d2013-04-25 02:40:01 +000098#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 100000
Dirk Eibachd7b26d52008-10-08 15:37:50 +020099
100/* RTC */
101#define CONFIG_RTC_DS1337
102#define CONFIG_SYS_I2C_RTC_ADDR 0x68
103
104/* Temp sensor/hwmon/dtt */
105#define CONFIG_DTT_LM63 1 /* National LM63 */
106#define CONFIG_DTT_SENSORS { 0 } /* Sensor addresses */
107#define CONFIG_DTT_PWM_LOOKUPTABLE \
108 { { 40, 10 }, { 50, 20 }, { 60, 40 } }
109#define CONFIG_DTT_TACH_LIMIT 0xa10
110
111/*
112 * FLASH organization
113 */
114#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
115#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
116
117#define CONFIG_SYS_FLASH_BASE 0xFC000000
118#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
119
120#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
121#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
122
123#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
124#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
125
126#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200127
128#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
129#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
130
131#ifdef CONFIG_ENV_IS_IN_FLASH
132#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
Dirk Eibach6e9e6c32012-04-26 03:54:22 +0000133#define CONFIG_ENV_ADDR 0xFFF00000
Dirk Eibach00251262012-04-26 03:54:21 +0000134#define CONFIG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200135
136/* Address and size of Redundant Environment Sector */
Dirk Eibach6e9e6c32012-04-26 03:54:22 +0000137#define CONFIG_ENV_ADDR_REDUND 0xFFF20000
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200138#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
139#endif
140
141/*
142 * PPC405 GPIO Configuration
143 */
Dirk Eibach6e9e6c32012-04-26 03:54:22 +0000144#define CONFIG_SYS_4xx_GPIO_TABLE { \
145{ \
146/* GPIO Core 0 */ \
147{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO0 PerBLast */ \
148{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO1 TS1E */ \
149{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO2 TS2E */ \
150{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO3 TS1O */ \
151{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO4 TS2O */ \
152{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_1 }, /* GPIO5 TS3 */ \
153{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO6 TS4 */ \
154{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO7 TS5 */ \
155{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO8 TS6 */ \
156{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO9 TrcClk */ \
157{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO10 PerCS1 */ \
158{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO11 PerCS2 */ \
159{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO12 PerCS3 */ \
160{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO13 PerCS4 */ \
161{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO14 PerAddr03 */ \
162{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO15 PerAddr04 */ \
163{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO16 PerAddr05 */ \
164{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO17 IRQ0 */ \
165{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO18 IRQ1 */ \
166{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO19 IRQ2 */ \
167{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO20 IRQ3 */ \
168{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO21 IRQ4 */ \
169{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO22 IRQ5 */ \
170{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO23 IRQ6 */ \
171{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO24 UART0_DCD */ \
172{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO25 UART0_DSR */ \
173{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO26 UART0_RI */ \
174{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO27 UART0_DTR */ \
175{ GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO28 UART1_Rx */ \
176{ GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO29 UART1_Tx */ \
177{ GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO30 RejectPkt0 */ \
178{ GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO31 RejectPkt1 */ \
179} \
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200180}
181
182/*
183 * Definitions for initial stack pointer and data area (in data cache)
184 */
185/* use on chip memory (OCM) for temperary stack until sdram is tested */
186#define CONFIG_SYS_TEMP_STACK_OCM 1
187
188/* On Chip Memory location */
189#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
190#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
191#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200192#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200193
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200194#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200195#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
196
197/*
198 * External Bus Controller (EBC) Setup
199 */
200
201/* Memory Bank 0 (NOR-FLASH) initialization */
202#define CONFIG_SYS_EBC_PB0AP 0x92015480
203#define CONFIG_SYS_EBC_PB0CR 0xFC0DA000 /* BAS=0xFC0,BS=64MB,BU=R/W,BW=16bit */
204
205/* Memory Bank 1 (NVRAM) initialization */
206#define CONFIG_SYS_EBC_PB1AP 0x92015480
207#define CONFIG_SYS_EBC_PB1CR 0xFB85A000 /* BAS=0xFF8,BS=4MB,BU=R/W,BW=8bit */
208
209/* Memory Bank 2 (FPGA) initialization */
Dirk Eibach6e9e6c32012-04-26 03:54:22 +0000210#define CONFIG_SYS_FPGA0_BASE 0x7f100000
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200211#define CONFIG_SYS_EBC_PB2AP 0x92015480
212#define CONFIG_SYS_EBC_PB2CR 0x7f11a000 /* BAS=0x7f1,BS=1MB,BU=R/W,BW=16bit */
213
Dirk Eibach6e9e6c32012-04-26 03:54:22 +0000214#define CONFIG_SYS_FPGA_BASE(k) CONFIG_SYS_FPGA0_BASE
215
216#define CONFIG_SYS_FPGA_COUNT 1
217
Dirk Eibachaba27ac2013-06-26 16:04:26 +0200218#define CONFIG_SYS_FPGA_PTR \
219 { (struct ihs_fpga *)CONFIG_SYS_FPGA0_BASE }
220
221#define CONFIG_SYS_FPGA_COMMON
222
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200223/* Memory Bank 3 (Latches) initialization */
Dirk Eibach6e9e6c32012-04-26 03:54:22 +0000224#define CONFIG_SYS_LATCH_BASE 0x7f200000
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200225#define CONFIG_SYS_EBC_PB3AP 0x92015480
226#define CONFIG_SYS_EBC_PB3CR 0x7f21a000 /* BAS=0x7f2,BS=1MB,BU=R/W,BW=16bit */
227
Dirk Eibach6e9e6c32012-04-26 03:54:22 +0000228#define CONFIG_SYS_LATCH0_RESET 0xffff
229#define CONFIG_SYS_LATCH0_BOOT 0xffff
230#define CONFIG_SYS_LATCH1_RESET 0xffbf
231#define CONFIG_SYS_LATCH1_BOOT 0xffff
232
Dirk Eibachd7b26d52008-10-08 15:37:50 +0200233#endif /* __CONFIG_H */