blob: cb97434c3ef6de8147be3cb0e663576cd107942a [file] [log] [blame]
Michael Schwingenaebf00f2008-01-16 19:51:14 +01001/*
2 * (C) Copyright 2007
3 * Michael Schwingen, michael@schwingen.org
4 *
5 * Configuration settings for the AcTux-2 board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29#define CONFIG_IXP425 1
30#define CONFIG_ACTUX2 1
31
32#define CONFIG_DISPLAY_CPUINFO 1
33#define CONFIG_DISPLAY_BOARDINFO 1
34
Jean-Christophe PLAGNIOL-VILLARD930590f2009-01-31 09:10:48 +010035#define CONFIG_IXP_SERIAL
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020036#define CONFIG_SYS_IXP425_CONSOLE IXP425_UART2
Michael Schwingenaebf00f2008-01-16 19:51:14 +010037#define CONFIG_BAUDRATE 115200
38#define CONFIG_BOOTDELAY 5
39#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
Michael Schwingenaf050482011-05-23 00:00:05 +020040#define CONFIG_BOARD_EARLY_INIT_F 1
41#define CONFIG_SYS_LDSCRIPT "board/actux2/u-boot.lds"
Michael Schwingenaebf00f2008-01-16 19:51:14 +010042
43/***************************************************************
44 * U-boot generic defines start here.
45 ***************************************************************/
Michael Schwingenaebf00f2008-01-16 19:51:14 +010046/* Size of malloc() pool */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020047#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
Michael Schwingenaebf00f2008-01-16 19:51:14 +010048
49/* allow to overwrite serial and ethaddr */
50#define CONFIG_ENV_OVERWRITE
51
52/* Command line configuration. */
53#include <config_cmd_default.h>
54
55#define CONFIG_CMD_ELF
56#undef CONFIG_CMD_PCI
57#undef CONFIG_PCI
58
59#define CONFIG_BOOTCOMMAND "run boot_flash"
60/* enable passing of ATAGs */
61#define CONFIG_CMDLINE_TAG 1
62#define CONFIG_SETUP_MEMORY_TAGS 1
63#define CONFIG_INITRD_TAG 1
64#define CONFIG_REVISION_TAG 1
65
66#if defined(CONFIG_CMD_KGDB)
67# define CONFIG_KGDB_BAUDRATE 230400
68/* which serial port to use */
69# define CONFIG_KGDB_SER_INDEX 1
70#endif
71
72/* Miscellaneous configurable options */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020073#define CONFIG_SYS_LONGHELP
74#define CONFIG_SYS_PROMPT "=> "
Michael Schwingenaebf00f2008-01-16 19:51:14 +010075/* Console I/O Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020076#define CONFIG_SYS_CBSIZE 256
Michael Schwingenaebf00f2008-01-16 19:51:14 +010077/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020078#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
Michael Schwingenaebf00f2008-01-16 19:51:14 +010079/* max number of command args */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#define CONFIG_SYS_MAXARGS 16
Michael Schwingenaebf00f2008-01-16 19:51:14 +010081/* Boot Argument Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020082#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Michael Schwingenaebf00f2008-01-16 19:51:14 +010083
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020084#define CONFIG_SYS_MEMTEST_START 0x00400000
85#define CONFIG_SYS_MEMTEST_END 0x00800000
Michael Schwingenaebf00f2008-01-16 19:51:14 +010086
Michael Schwingenaf050482011-05-23 00:00:05 +020087/* timer clock - 2* OSC_IN system clock */
88#define CONFIG_IXP425_TIMER_CLK 66666666
89#define CONFIG_SYS_HZ 1000
Michael Schwingenaebf00f2008-01-16 19:51:14 +010090
91/* default load address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020092#define CONFIG_SYS_LOAD_ADDR 0x00010000
Michael Schwingenaebf00f2008-01-16 19:51:14 +010093
94/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020095#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \
Michael Schwingenaebf00f2008-01-16 19:51:14 +010096 115200, 230400 }
97#define CONFIG_SERIAL_RTS_ACTIVE 1
98
99/*
100 * Stack sizes
101 * The stack sizes are set up in start.S using the settings below
102 */
103#define CONFIG_STACKSIZE (128*1024) /* regular stack */
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100104
105/* Expansion bus settings */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200106#define CONFIG_SYS_EXP_CS0 0xbd113042
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100107
108/* SDRAM settings */
109#define CONFIG_NR_DRAM_BANKS 1
110#define PHYS_SDRAM_1 0x00000000
Michael Schwingenaf050482011-05-23 00:00:05 +0200111#define CONFIG_SYS_SDRAM_BASE 0x00000000
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100112
113/* 16MB SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200114#define CONFIG_SYS_SDR_CONFIG 0x3A
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100115#define PHYS_SDRAM_1_SIZE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200116#define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
117#define CONFIG_SYS_SDR_MODE_CONFIG 0x1
118#define CONFIG_SYS_DRAM_SIZE 0x01000000
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100119
120/* FLASH organization */
Michael Schwingenaf050482011-05-23 00:00:05 +0200121#define CONFIG_SYS_TEXT_BASE 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200122#define CONFIG_SYS_MAX_FLASH_BANKS 1
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100123/* max number of sectors on one chip */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200124#define CONFIG_SYS_MAX_FLASH_SECT 140
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100125#define PHYS_FLASH_1 0x50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1 }
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100127
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200128#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
129#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
130#define CONFIG_SYS_MONITOR_LEN (256 << 10)
Michael Schwingenaf050482011-05-23 00:00:05 +0200131#define CONFIG_BOARD_SIZE_LIMIT 262144
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100132
133/* Use common CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200134#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200135#define CONFIG_FLASH_CFI_DRIVER
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100136/* no byte writes on IXP4xx */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100138
139/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_SYS_FLASH_EMPTY_INFO
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100141
142/* Ethernet */
143
144/* include IXP4xx NPE support */
145#define CONFIG_IXP4XX_NPE 1
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100146/* NPE0 PHY address */
147#define CONFIG_PHY_ADDR 0x00
148/* MII PHY management */
149#define CONFIG_MII 1
Michael Schwingenaf050482011-05-23 00:00:05 +0200150/* fixed-speed switch without standard PHY registers on MII */
151#define CONFIG_MII_NPE0_FIXEDLINK 1
152#define CONFIG_MII_NPE0_SPEED 100
153#define CONFIG_MII_NPE0_FULLDUPLEX 1
154
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100155/* Number of ethernet rx buffers & descriptors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#define CONFIG_SYS_RX_ETH_BUFFER 16
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100157#define CONFIG_RESET_PHY_R 1
158/* ethernet switch connected to MII port */
159#define CONFIG_MII_ETHSWITCH 1
160
161#define CONFIG_CMD_DHCP
162#define CONFIG_CMD_NET
163#define CONFIG_CMD_MII
164#define CONFIG_CMD_PING
165#undef CONFIG_CMD_NFS
166
167/* BOOTP options */
168#define CONFIG_BOOTP_BOOTFILESIZE
169#define CONFIG_BOOTP_BOOTPATH
170#define CONFIG_BOOTP_GATEWAY
171#define CONFIG_BOOTP_HOSTNAME
172
173/* Cache Configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_CACHELINE_SIZE 32
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100175
176/*
177 * environment organization:
178 * one flash sector, embedded in uboot area (bottom bootblock flash)
179 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200180#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200181#define CONFIG_ENV_SIZE 0x2000
182#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x4000)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_USE_PPCENV 1
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100184
185#define CONFIG_EXTRA_ENV_SETTINGS \
Jean-Christophe PLAGNIOL-VILLARDb4e2f892009-01-31 09:53:39 +0100186 "npe_ucode=50040000\0" \
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100187 "mtd=IXP4XX-Flash.0:256k(uboot),64k(ucode),1152k(linux),-(root)\0" \
188 "kerneladdr=50050000\0" \
Michael Schwingenaf050482011-05-23 00:00:05 +0200189 "kernelfile=actux2/uImage\0" \
190 "rootfile=actux2/rootfs\0" \
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100191 "rootaddr=50170000\0" \
192 "loadaddr=10000\0" \
193 "updateboot_ser=mw.b 10000 ff 40000;" \
194 " loady ${loadaddr};" \
195 " run eraseboot writeboot\0" \
196 "updateboot_net=mw.b 10000 ff 40000;" \
Michael Schwingenaf050482011-05-23 00:00:05 +0200197 " tftp ${loadaddr} actux2/u-boot.bin;" \
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100198 " run eraseboot writeboot\0" \
199 "eraseboot=protect off 50000000 50003fff;" \
200 " protect off 50006000 5003ffff;" \
201 " erase 50000000 50003fff;" \
202 " erase 50006000 5003ffff\0" \
203 "writeboot=cp.b 10000 50000000 4000;" \
204 " cp.b 16000 50006000 3a000\0" \
Michael Schwingenaf050482011-05-23 00:00:05 +0200205 "updateucode=loady;" \
206 " era ${npe_ucode} +${filesize};" \
207 " cp.b ${loadaddr} ${npe_ucode} ${filesize}\0" \
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100208 "updateroot=tftp ${loadaddr} ${rootfile};" \
209 " era ${rootaddr} +${filesize};" \
210 " cp.b ${loadaddr} ${rootaddr} ${filesize}\0" \
211 "updatekern=tftp ${loadaddr} ${kernelfile};" \
212 " era ${kerneladdr} +${filesize};" \
213 " cp.b ${loadaddr} ${kerneladdr} ${filesize}\0" \
214 "flashargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
215 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
216 "netargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
217 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
218 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0" \
219 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
220 "boot_flash=run flashargs addtty addeth;" \
221 " bootm ${kerneladdr}\0" \
222 "boot_net=run netargs addtty addeth;" \
223 " tftpboot ${loadaddr} ${kernelfile};" \
224 " bootm\0"
225
Michael Schwingenaf050482011-05-23 00:00:05 +0200226/* additions for new relocation code, must be added to all boards */
227#define CONFIG_SYS_INIT_SP_ADDR \
228 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
229
Michael Schwingenaebf00f2008-01-16 19:51:14 +0100230#endif /* __CONFIG_H */