Blame - include/configs/koelsch.h - platform/external/u-boot

blob: f1571a457662f3bea0ae04d29422fd0f009b1d72 [file] [log] [blame]

Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	1	/*
				2	* include/configs/koelsch.h
				3	*
				4	* Copyright (C) 2013 Renesas Electronics Corporation
				5	*
				6	* SPDX-License-Identifier: GPL-2.0
				7	*/
				8
				9	#ifndef __KOELSCH_H
				10	#define __KOELSCH_H
				11
				12	#undef DEBUG
Nobuhiro Iwamatsu	1cc95f6	2015-10-10 05:58:28 +0900	[diff] [blame]	13	#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Koelsch"
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	14
Nobuhiro Iwamatsu	5ca6dfe	2014-11-10 14:34:07 +0900	[diff] [blame]	15	#include "rcar-gen2-common.h"
Nobuhiro Iwamatsu	b6c96f7	2014-03-31 15:22:31 +0900	[diff] [blame]	16
Nobuhiro Iwamatsu	1cc95f6	2015-10-10 05:58:28 +0900	[diff] [blame]	17	#if defined(CONFIG_ARCH_RMOBILE_EXTRAM_BOOT)
Nobuhiro Iwamatsu	69191fe	2014-10-31 16:16:27 +0900	[diff] [blame]	18	#define CONFIG_SYS_TEXT_BASE 0x70000000
				19	#else
Nobuhiro Iwamatsu	c71b4dd	2014-01-08 10:32:24 +0900	[diff] [blame]	20	#define CONFIG_SYS_TEXT_BASE 0xE6304000
Nobuhiro Iwamatsu	69191fe	2014-10-31 16:16:27 +0900	[diff] [blame]	21	#endif
				22
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	23	/* STACK */
Nobuhiro Iwamatsu	1cc95f6	2015-10-10 05:58:28 +0900	[diff] [blame]	24	#if defined(CONFIG_ARCH_RMOBILE_EXTRAM_BOOT)
Nobuhiro Iwamatsu	69191fe	2014-10-31 16:16:27 +0900	[diff] [blame]	25	#define CONFIG_SYS_INIT_SP_ADDR 0x7003FFFC
				26	#else
				27	#define CONFIG_SYS_INIT_SP_ADDR 0xE633fffC
				28	#endif
				29
				30	#define STACK_AREA_SIZE 0xC000
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	31	#define LOW_LEVEL_MERAM_STACK \
				32	(CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
				33
				34	/* MEMORY */
Nobuhiro Iwamatsu	5ca6dfe	2014-11-10 14:34:07 +0900	[diff] [blame]	35	#define RCAR_GEN2_SDRAM_BASE 0x40000000
				36	#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
				37	#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	38
				39	/* SCIF */
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	40
				41	/* FLASH */
Nobuhiro Iwamatsu	c71b4dd	2014-01-08 10:32:24 +0900	[diff] [blame]	42	#define CONFIG_SPI
				43	#define CONFIG_SH_QSPI
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	44
Nobuhiro Iwamatsu	90362c0	2013-10-20 20:37:17 +0900	[diff] [blame]	45	/* SH Ether */
Nobuhiro Iwamatsu	90362c0	2013-10-20 20:37:17 +0900	[diff] [blame]	46	#define CONFIG_SH_ETHER_USE_PORT 0
				47	#define CONFIG_SH_ETHER_PHY_ADDR 0x1
				48	#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
				49	#define CONFIG_SH_ETHER_CACHE_WRITEBACK
				50	#define CONFIG_SH_ETHER_CACHE_INVALIDATE
Nobuhiro Iwamatsu	90362c0	2013-10-20 20:37:17 +0900	[diff] [blame]	51	#define CONFIG_BITBANGMII
				52	#define CONFIG_BITBANGMII_MULTI
				53	#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
				54
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	55	/* Board Clock */
Nobuhiro Iwamatsu	ae8e1d9	2014-03-31 11:06:46 +0900	[diff] [blame]	56	#define RMOBILE_XTAL_CLK 20000000u
				57	#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
				58	#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	59	#define CONFIG_SYS_TMU_CLK_DIV 4
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	60
Nobuhiro Iwamatsu	bb611cc	2013-09-11 15:04:33 +0900	[diff] [blame]	61	/* i2c */
Nobuhiro Iwamatsu	bb611cc	2013-09-11 15:04:33 +0900	[diff] [blame]	62	#define CONFIG_SYS_I2C
				63	#define CONFIG_SYS_I2C_SH
				64	#define CONFIG_SYS_I2C_SLAVE 0x7F
				65	#define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 3
Nobuhiro Iwamatsu	bb611cc	2013-09-11 15:04:33 +0900	[diff] [blame]	66	#define CONFIG_SYS_I2C_SH_SPEED0 400000
Nobuhiro Iwamatsu	bb611cc	2013-09-11 15:04:33 +0900	[diff] [blame]	67	#define CONFIG_SYS_I2C_SH_SPEED1 400000
Nobuhiro Iwamatsu	bb611cc	2013-09-11 15:04:33 +0900	[diff] [blame]	68	#define CONFIG_SYS_I2C_SH_SPEED2 400000
				69	#define CONFIG_SH_I2C_DATA_HIGH 4
				70	#define CONFIG_SH_I2C_DATA_LOW 5
				71	#define CONFIG_SH_I2C_CLOCK 10000000
				72
Nobuhiro Iwamatsu	b8f383b	2013-10-10 10:48:20 +0900	[diff] [blame]	73	#define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */
				74
Nobuhiro Iwamatsu	aa44ae3	2014-03-27 14:13:06 +0900	[diff] [blame]	75	/* USB */
Nobuhiro Iwamatsu	aa44ae3	2014-03-27 14:13:06 +0900	[diff] [blame]	76	#define CONFIG_USB_EHCI_RMOBILE
Nobuhiro Iwamatsu	5906fad	2014-07-28 15:29:31 +0900	[diff] [blame]	77	#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
Nobuhiro Iwamatsu	aa44ae3	2014-03-27 14:13:06 +0900	[diff] [blame]	78
Nobuhiro Iwamatsu	8e2e588	2014-12-02 16:52:24 +0900	[diff] [blame]	79	/* Module stop status bits */
				80	/* INTC-RT */
				81	#define CONFIG_SMSTP0_ENA 0x00400000
				82	/* MSIF*/
				83	#define CONFIG_SMSTP2_ENA 0x00002000
				84	/* INTC-SYS, IRQC */
				85	#define CONFIG_SMSTP4_ENA 0x00000180
				86	/* SCIF0 */
				87	#define CONFIG_SMSTP7_ENA 0x00200000
				88
Nobuhiro Iwamatsu	11e3291	2014-11-12 13:03:54 +0900	[diff] [blame]	89	/* SD */
Nobuhiro Iwamatsu	11e3291	2014-11-12 13:03:54 +0900	[diff] [blame]	90	#define CONFIG_SH_SDHI_FREQ 97500000
				91
Nobuhiro Iwamatsu	1251e49	2013-11-21 17:07:46 +0900	[diff] [blame]	92	#endif /* __KOELSCH_H */