blob: 86e0d4382119601032272c80bf86215b1170ecb1 [file] [log] [blame]
Stefan Roese6f8c2d42016-05-25 08:21:21 +02001/*
2 * Copyright (C) 2016 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
Stefan Roese633fa0e2016-10-25 10:56:19 +02007#ifndef _CONFIG_MVEBU_ARMADA_8K_H
8#define _CONFIG_MVEBU_ARMADA_8K_H
Stefan Roese6f8c2d42016-05-25 08:21:21 +02009
10/*
11 * High Level Configuration Options (easy to change)
12 */
13#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
14
15#define CONFIG_DISPLAY_BOARDINFO_LATE
Stefan Roese6f8c2d42016-05-25 08:21:21 +020016
17#define CONFIG_SYS_TEXT_BASE 0x00000000
18
19/* additions for new ARM relocation support */
20#define CONFIG_SYS_SDRAM_BASE 0x00000000
21
22#define CONFIG_NR_DRAM_BANKS 1
23
24/* auto boot */
25#define CONFIG_PREBOOT
26
Stefan Roese6f8c2d42016-05-25 08:21:21 +020027#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \
28 115200, 230400, 460800, 921600 }
29
30/*
31 * For booting Linux, the board info and command line data
32 * have to be in the first 8 MB of memory, since this is
33 * the maximum mapped by the Linux kernel during initialization.
34 */
35#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
36#define CONFIG_INITRD_TAG /* enable INITRD tag */
37#define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */
38
39#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buff Size */
Stefan Roese6f8c2d42016-05-25 08:21:21 +020040
41/*
42 * Size of malloc() pool
43 */
44#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MiB for malloc() */
45
46/*
47 * Other required minimal configurations
48 */
49#define CONFIG_SYS_LONGHELP
50#define CONFIG_AUTO_COMPLETE
51#define CONFIG_CMDLINE_EDITING
Stefan Roese6f8c2d42016-05-25 08:21:21 +020052#define CONFIG_ARCH_CPU_INIT /* call arch_cpu_init() */
Stefan Roese6f8c2d42016-05-25 08:21:21 +020053#define CONFIG_SYS_LOAD_ADDR 0x00800000 /* default load adr- 8M */
54#define CONFIG_SYS_MEMTEST_START 0x00800000 /* 8M */
55#define CONFIG_SYS_MEMTEST_END 0x00ffffff /*(_16M -1) */
56#define CONFIG_SYS_RESET_ADDRESS 0xffff0000 /* Rst Vector Adr */
57#define CONFIG_SYS_MAXARGS 32 /* max number of command args */
58
Stefan Roese6f8c2d42016-05-25 08:21:21 +020059#define CONFIG_SYS_ALT_MEMTEST
60
61/* End of 16M scrubbed by training in bootrom */
62#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE + 0xFF0000)
63
64/*
65 * SPI Flash configuration
66 */
67#define CONFIG_KIRKWOOD_SPI
68#define CONFIG_ENV_SPI_BUS 0
69#define CONFIG_ENV_SPI_CS 0
70
71/* SPI NOR flash default params, used by sf commands */
72#define CONFIG_SF_DEFAULT_SPEED 1000000
73#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
74#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
75
Stefan Roese6f8c2d42016-05-25 08:21:21 +020076#define CONFIG_ENV_OFFSET 0x180000 /* as Marvell U-Boot version */
77#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
78#define CONFIG_ENV_SECT_SIZE (64 << 10) /* 64KiB sectors */
79
Konstantin Porotchkinf59472e2017-04-05 18:22:33 +030080#define CONFIG_SYS_MAX_NAND_DEVICE 1
81#define CONFIG_SYS_NAND_MAX_CHIPS 1
82#define CONFIG_SYS_NAND_ONFI_DETECTION
83#define CONFIG_SYS_NAND_USE_FLASH_BBT
84
Stefan Roesedef84422017-02-20 12:25:26 +010085/*
86 * Ethernet Driver configuration
87 */
88#define CONFIG_ENV_OVERWRITE /* ethaddr can be reprogrammed */
Stefan Roesedef84422017-02-20 12:25:26 +010089#define CONFIG_ARP_TIMEOUT 200
90#define CONFIG_NET_RETRY_COUNT 50
91
Bin Mengcbb89ed2017-07-19 21:50:06 +080092#define CONFIG_USB_MAX_CONTROLLER_COUNT (3 + 3)
Stefan Roese6f8c2d42016-05-25 08:21:21 +020093
94/* USB ethernet */
Stefan Roese6f8c2d42016-05-25 08:21:21 +020095
96/*
97 * SATA/SCSI/AHCI configuration
98 */
Stefan Roese6f8c2d42016-05-25 08:21:21 +020099#define CONFIG_SCSI_AHCI_PLAT
Stefan Roese6f8c2d42016-05-25 08:21:21 +0200100#define CONFIG_LBA48
101#define CONFIG_SYS_64BIT_LBA
102
103#define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
104#define CONFIG_SYS_SCSI_MAX_LUN 1
105#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
106 CONFIG_SYS_SCSI_MAX_LUN)
107
Stefan Roese1ec5aa62016-10-27 13:36:45 +0200108/*
109 * PCI configuration
110 */
111#ifdef CONFIG_PCIE_DW_MVEBU
112#define CONFIG_E1000
Stefan Roese1ec5aa62016-10-27 13:36:45 +0200113#endif
114
Stefan Roese633fa0e2016-10-25 10:56:19 +0200115#endif /* _CONFIG_MVEBU_ARMADA_8K_H */