blob: 7316b23948c8945bf839c380f6f82d2ef5c5eacc [file] [log] [blame]
wdenkda27dcf2002-09-10 19:19:06 +00001/*
2 * (C) Copyright 2002
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 *
6 * Configuation settings for the LART board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/*
wdenkda27dcf2002-09-10 19:19:06 +000031 * High Level Configuration Options
32 * (easy to change)
33 */
34#define CONFIG_SA1100 1 /* This is an SA1100 CPU */
35#define CONFIG_LART 1 /* on an LART Board */
36
37#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
Jean-Christophe PLAGNIOL-VILLARDb3acb6c2009-04-05 13:06:31 +020038/* we will never enable dcache, because we have to setup MMU first */
Aneesh Ve47f2db2011-06-16 23:30:48 +000039#define CONFIG_SYS_DCACHE_OFF
wdenkda27dcf2002-09-10 19:19:06 +000040
41/*
42 * Size of malloc() pool
43 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020044#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
wdenkda27dcf2002-09-10 19:19:06 +000045
46/*
47 * Hardware drivers
48 */
Ben Warrenb1c0eaa2009-08-25 13:09:37 -070049#define CONFIG_NET_MULTI
50#define CONFIG_CS8900 /* we have a CS8900 on-board */
51#define CONFIG_CS8900_BASE 0x20008300
52#define CONFIG_CS8900_BUS16
wdenkda27dcf2002-09-10 19:19:06 +000053
54/*
55 * select serial console configuration
56 */
Jean-Christophe PLAGNIOL-VILLARD412ab702009-03-29 23:01:41 +020057#define CONFIG_SA1100_SERIAL
wdenkda27dcf2002-09-10 19:19:06 +000058#define CONFIG_SERIAL3 1 /* we use SERIAL 3 on LART */
59
60/* allow to overwrite serial and ethaddr */
61#define CONFIG_ENV_OVERWRITE
62
63#define CONFIG_BAUDRATE 9600
64
wdenkda27dcf2002-09-10 19:19:06 +000065
Jon Loeliger9bbb1c02007-07-04 22:32:57 -050066/*
Jon Loeliger7f5c0152007-07-10 09:38:02 -050067 * BOOTP options
68 */
69#define CONFIG_BOOTP_BOOTFILESIZE
70#define CONFIG_BOOTP_BOOTPATH
71#define CONFIG_BOOTP_GATEWAY
72#define CONFIG_BOOTP_HOSTNAME
73
74
75/*
Jon Loeliger9bbb1c02007-07-04 22:32:57 -050076 * Command line configuration.
77 */
78#include <config_cmd_default.h>
79
wdenkda27dcf2002-09-10 19:19:06 +000080
81#define CONFIG_BOOTDELAY 3
Wolfgang Denk53677ef2008-05-20 16:00:29 +020082#define CONFIG_BOOTARGS "root=ramfs devfs=mount console=ttySA0,9600"
wdenkda27dcf2002-09-10 19:19:06 +000083#define CONFIG_ETHADDR 08:00:3e:26:0a:5b
84#define CONFIG_NETMASK 255.255.0.0
85#define CONFIG_IPADDR 172.22.2.131
86#define CONFIG_SERVERIP 172.22.2.126
87#define CONFIG_BOOTFILE "elinos-lart"
88#define CONFIG_BOOTCOMMAND "tftp; bootm"
89
Jon Loeliger9bbb1c02007-07-04 22:32:57 -050090#if defined(CONFIG_CMD_KGDB)
wdenkda27dcf2002-09-10 19:19:06 +000091#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
92#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
93#endif
94
95/*
96 * Miscellaneous configurable options
97 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020098#define CONFIG_SYS_LONGHELP /* undef to save memory */
99#define CONFIG_SYS_PROMPT "LART # " /* Monitor Command Prompt */
100#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
101#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
102#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
103#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkda27dcf2002-09-10 19:19:06 +0000104
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_MEMTEST_START 0xc0400000 /* memtest works on */
106#define CONFIG_SYS_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */
wdenkda27dcf2002-09-10 19:19:06 +0000107
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200108#define CONFIG_SYS_LOAD_ADDR 0xc8000000 /* default load address */
wdenkda27dcf2002-09-10 19:19:06 +0000109
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_HZ 3686400 /* incrementer freq: 3.6864 MHz */
111#define CONFIG_SYS_CPUSPEED 0x0b /* set core clock to 220 MHz */
wdenkda27dcf2002-09-10 19:19:06 +0000112
113 /* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200114#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenkda27dcf2002-09-10 19:19:06 +0000115
116/*-----------------------------------------------------------------------
117 * Stack sizes
118 *
119 * The stack sizes are set up in start.S using the settings below
120 */
121#define CONFIG_STACKSIZE (128*1024) /* regular stack */
122#ifdef CONFIG_USE_IRQ
123#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
124#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
125#endif
126
127/*-----------------------------------------------------------------------
128 * Physical Memory Map
129 */
130#define CONFIG_NR_DRAM_BANKS 4 /* we have 2 banks of DRAM */
131#define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */
132#define PHYS_SDRAM_1_SIZE 0x00800000 /* 8 MB */
133#define PHYS_SDRAM_2 0xc1000000 /* SDRAM Bank #2 */
134#define PHYS_SDRAM_2_SIZE 0x00800000 /* 8 MB */
135#define PHYS_SDRAM_3 0xc8000000 /* SDRAM Bank #3 */
136#define PHYS_SDRAM_3_SIZE 0x00800000 /* 8 MB */
137#define PHYS_SDRAM_4 0xc9000000 /* SDRAM Bank #4 */
138#define PHYS_SDRAM_4_SIZE 0x00800000 /* 8 MB */
139
140
141#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
142#define PHYS_FLASH_SIZE 0x00400000 /* 4 MB */
143
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200144#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
wdenkda27dcf2002-09-10 19:19:06 +0000145
146/*-----------------------------------------------------------------------
147 * FLASH and environment organization
148 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
150#define CONFIG_SYS_MAX_FLASH_SECT (31+8) /* max number of sectors on one chip */
wdenkda27dcf2002-09-10 19:19:06 +0000151
152/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
154#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenkda27dcf2002-09-10 19:19:06 +0000155
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200156#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200157#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x1C000) /* Addr of Environment Sector */
158#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
wdenkda27dcf2002-09-10 19:19:06 +0000159
160#endif /* __CONFIG_H */