blob: 1e6bdf1ccf6a1c9d6c51d13dbfc2f3146bb9d155 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * (C) Copyright 2002
3 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
4 * Keith Outwater, keith_outwater@mvis.com.
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 *
24 */
25
26/*
27 * Virtex2 FPGA configuration support for the GEN860T computer
28 */
29
30#include <common.h>
31#include <virtex2.h>
32#include <command.h>
33#include "fpga.h"
34
Wolfgang Denkd87080b2006-03-31 18:32:53 +020035DECLARE_GLOBAL_DATA_PTR;
36
Matthias Fuchs01335022007-12-27 17:12:34 +010037#if defined(CONFIG_FPGA)
wdenkc6097192002-11-03 00:24:07 +000038
39#if 0
40#define GEN860T_FPGA_DEBUG
41#endif
42
43#ifdef GEN860T_FPGA_DEBUG
44#define PRINTF(fmt,args...) printf (fmt ,##args)
45#else
46#define PRINTF(fmt,args...)
47#endif
48
49/*
50 * Port bit numbers for the Selectmap controls
51 */
52#define FPGA_INIT_BIT_NUM 22 /* PB22 */
53#define FPGA_RESET_BIT_NUM 11 /* PC11 */
54#define FPGA_DONE_BIT_NUM 16 /* PB16 */
55#define FPGA_PROGRAM_BIT_NUM 7 /* PA7 */
56
57/* Note that these are pointers to code that is in Flash. They will be
58 * relocated at runtime.
59 */
60Xilinx_Virtex2_Slave_SelectMap_fns fpga_fns = {
61 fpga_pre_config_fn,
62 fpga_pgm_fn,
63 fpga_init_fn,
64 fpga_err_fn,
65 fpga_done_fn,
66 fpga_clk_fn,
67 fpga_cs_fn,
68 fpga_wr_fn,
69 fpga_read_data_fn,
70 fpga_write_data_fn,
71 fpga_busy_fn,
72 fpga_abort_fn,
73 fpga_post_config_fn
74};
75
76Xilinx_desc fpga[CONFIG_FPGA_COUNT] = {
wdenkbf9e3b32004-02-12 00:47:09 +000077 {Xilinx_Virtex2,
78 slave_selectmap,
79 XILINX_XC2V3000_SIZE,
80 (void *) &fpga_fns,
81 0}
wdenkc6097192002-11-03 00:24:07 +000082};
83
84/*
85 * Display FPGA revision information
86 */
wdenkbf9e3b32004-02-12 00:47:09 +000087void print_fpga_revision (void)
wdenkc6097192002-11-03 00:24:07 +000088{
wdenkbf9e3b32004-02-12 00:47:09 +000089 vu_long *rev_p = (vu_long *) 0x60000008;
wdenkc6097192002-11-03 00:24:07 +000090
wdenkbf9e3b32004-02-12 00:47:09 +000091 printf ("FPGA Revision 0x%.8lx"
92 " (Date %.2lx/%.2lx/%.2lx, Status \"%.1lx\", Version %.3lu)\n",
93 *rev_p,
94 ((*rev_p >> 28) & 0xf),
95 ((*rev_p >> 20) & 0xff),
96 ((*rev_p >> 12) & 0xff),
97 ((*rev_p >> 8) & 0xf), (*rev_p & 0xff));
wdenkc6097192002-11-03 00:24:07 +000098}
99
100
101/*
102 * Perform a simple test of the FPGA to processor interface using the FPGA's
103 * inverting bus test register. The great thing about doing a read/write
104 * test on a register that inverts it's contents is that you avoid any
105 * problems with bus charging.
106 * Return 0 on failure, 1 on success.
107 */
wdenkbf9e3b32004-02-12 00:47:09 +0000108int test_fpga_ibtr (void)
wdenkc6097192002-11-03 00:24:07 +0000109{
wdenkbf9e3b32004-02-12 00:47:09 +0000110 vu_long *ibtr_p = (vu_long *) 0x60000010;
wdenkc6097192002-11-03 00:24:07 +0000111 vu_long readback;
112 vu_long compare;
113 int i;
114 int j;
115 int k;
116 int pass = 1;
117
118 static const ulong bitpattern[] = {
wdenkbf9e3b32004-02-12 00:47:09 +0000119 0xdeadbeef, /* magic ID pattern for debug */
120 0x00000001, /* single bit */
121 0x00000003, /* two adjacent bits */
122 0x00000007, /* three adjacent bits */
123 0x0000000F, /* four adjacent bits */
124 0x00000005, /* two non-adjacent bits */
125 0x00000015, /* three non-adjacent bits */
126 0x00000055, /* four non-adjacent bits */
127 0xaaaaaaaa, /* alternating 1/0 */
wdenkc6097192002-11-03 00:24:07 +0000128 };
129
130 for (i = 0; i < 1024; i++) {
131 for (j = 0; j < 31; j++) {
wdenkbf9e3b32004-02-12 00:47:09 +0000132 for (k = 0;
133 k < sizeof (bitpattern) / sizeof (bitpattern[0]);
134 k++) {
wdenkc6097192002-11-03 00:24:07 +0000135 *ibtr_p = compare = (bitpattern[k] << j);
136 readback = *ibtr_p;
137 if (readback != ~compare) {
wdenkbf9e3b32004-02-12 00:47:09 +0000138 printf ("%s:%d: FPGA test fail: expected 0x%.8lx" " actual 0x%.8lx\n", __FUNCTION__, __LINE__, ~compare, readback);
wdenkc6097192002-11-03 00:24:07 +0000139 pass = 0;
140 break;
141 }
142 }
wdenkbf9e3b32004-02-12 00:47:09 +0000143 if (!pass)
144 break;
wdenkc6097192002-11-03 00:24:07 +0000145 }
wdenkbf9e3b32004-02-12 00:47:09 +0000146 if (!pass)
147 break;
wdenkc6097192002-11-03 00:24:07 +0000148 }
149 if (pass) {
wdenkbf9e3b32004-02-12 00:47:09 +0000150 printf ("FPGA inverting bus test passed\n");
151 print_fpga_revision ();
152 } else {
153 printf ("** FPGA inverting bus test failed\n");
wdenkc6097192002-11-03 00:24:07 +0000154 }
155 return pass;
156}
157
158
159/*
160 * Set the active-low FPGA reset signal.
161 */
wdenkbf9e3b32004-02-12 00:47:09 +0000162void fpga_reset (int assert)
wdenkc6097192002-11-03 00:24:07 +0000163{
wdenkbf9e3b32004-02-12 00:47:09 +0000164 volatile immap_t *immap = (immap_t *) CFG_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000165
wdenkbf9e3b32004-02-12 00:47:09 +0000166 PRINTF ("%s:%d: RESET ", __FUNCTION__, __LINE__);
wdenkc6097192002-11-03 00:24:07 +0000167 if (assert) {
168 immap->im_ioport.iop_pcdat &= ~(0x8000 >> FPGA_RESET_BIT_NUM);
wdenkbf9e3b32004-02-12 00:47:09 +0000169 PRINTF ("asserted\n");
170 } else {
wdenkc6097192002-11-03 00:24:07 +0000171 immap->im_ioport.iop_pcdat |= (0x8000 >> FPGA_RESET_BIT_NUM);
wdenkbf9e3b32004-02-12 00:47:09 +0000172 PRINTF ("deasserted\n");
wdenkc6097192002-11-03 00:24:07 +0000173 }
174}
175
176
177/*
178 * Initialize the SelectMap interface. We assume that the mode and the
179 * initial state of all of the port pins have already been set!
180 */
wdenkbf9e3b32004-02-12 00:47:09 +0000181void fpga_selectmap_init (void)
wdenkc6097192002-11-03 00:24:07 +0000182{
wdenkbf9e3b32004-02-12 00:47:09 +0000183 PRINTF ("%s:%d: Initialize SelectMap interface\n", __FUNCTION__,
184 __LINE__);
185 fpga_pgm_fn (FALSE, FALSE, 0); /* make sure program pin is inactive */
wdenkc6097192002-11-03 00:24:07 +0000186}
187
188
189/*
190 * Initialize the fpga. Return 1 on success, 0 on failure.
191 */
wdenkbf9e3b32004-02-12 00:47:09 +0000192int gen860t_init_fpga (void)
wdenkc6097192002-11-03 00:24:07 +0000193{
wdenkc6097192002-11-03 00:24:07 +0000194 int i;
195
wdenkbf9e3b32004-02-12 00:47:09 +0000196 PRINTF ("%s:%d: Initialize FPGA interface (relocation offset = 0x%.8lx)\n", __FUNCTION__, __LINE__, gd->reloc_off);
197 fpga_init (gd->reloc_off);
198 fpga_selectmap_init ();
wdenkc6097192002-11-03 00:24:07 +0000199
wdenkbf9e3b32004-02-12 00:47:09 +0000200 for (i = 0; i < CONFIG_FPGA_COUNT; i++) {
201 PRINTF ("%s:%d: Adding fpga %d\n", __FUNCTION__, __LINE__, i);
202 fpga_add (fpga_xilinx, &fpga[i]);
wdenkc6097192002-11-03 00:24:07 +0000203 }
wdenkbf9e3b32004-02-12 00:47:09 +0000204 return 1;
wdenkc6097192002-11-03 00:24:07 +0000205}
206
207
208/*
209 * Set the FPGA's active-low SelectMap program line to the specified level
210 */
wdenkbf9e3b32004-02-12 00:47:09 +0000211int fpga_pgm_fn (int assert, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000212{
wdenkbf9e3b32004-02-12 00:47:09 +0000213 volatile immap_t *immap = (immap_t *) CFG_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000214
wdenkbf9e3b32004-02-12 00:47:09 +0000215 PRINTF ("%s:%d: FPGA PROGRAM ", __FUNCTION__, __LINE__);
wdenkc6097192002-11-03 00:24:07 +0000216
217 if (assert) {
wdenkbf9e3b32004-02-12 00:47:09 +0000218 immap->im_ioport.iop_padat &=
219 ~(0x8000 >> FPGA_PROGRAM_BIT_NUM);
220 PRINTF ("asserted\n");
221 } else {
222 immap->im_ioport.iop_padat |=
223 (0x8000 >> FPGA_PROGRAM_BIT_NUM);
224 PRINTF ("deasserted\n");
wdenkc6097192002-11-03 00:24:07 +0000225 }
226 return assert;
227}
228
229
230/*
231 * Test the state of the active-low FPGA INIT line. Return 1 on INIT
232 * asserted (low).
233 */
wdenkbf9e3b32004-02-12 00:47:09 +0000234int fpga_init_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000235{
wdenkbf9e3b32004-02-12 00:47:09 +0000236 volatile immap_t *immap = (immap_t *) CFG_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000237
wdenkbf9e3b32004-02-12 00:47:09 +0000238 PRINTF ("%s:%d: INIT check... ", __FUNCTION__, __LINE__);
239 if (immap->im_cpm.cp_pbdat & (0x80000000 >> FPGA_INIT_BIT_NUM)) {
240 PRINTF ("high\n");
wdenkc6097192002-11-03 00:24:07 +0000241 return 0;
wdenkbf9e3b32004-02-12 00:47:09 +0000242 } else {
243 PRINTF ("low\n");
wdenkc6097192002-11-03 00:24:07 +0000244 return 1;
245 }
246}
247
248
249/*
250 * Test the state of the active-high FPGA DONE pin
251 */
wdenkbf9e3b32004-02-12 00:47:09 +0000252int fpga_done_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000253{
wdenkbf9e3b32004-02-12 00:47:09 +0000254 volatile immap_t *immap = (immap_t *) CFG_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000255
wdenkbf9e3b32004-02-12 00:47:09 +0000256 PRINTF ("%s:%d: DONE check... ", __FUNCTION__, __LINE__);
wdenkc6097192002-11-03 00:24:07 +0000257 if (immap->im_cpm.cp_pbdat & (0x80000000 >> FPGA_DONE_BIT_NUM)) {
wdenkbf9e3b32004-02-12 00:47:09 +0000258 PRINTF ("high\n");
wdenkc6097192002-11-03 00:24:07 +0000259 return FPGA_SUCCESS;
wdenkbf9e3b32004-02-12 00:47:09 +0000260 } else {
261 PRINTF ("low\n");
wdenkc6097192002-11-03 00:24:07 +0000262 return FPGA_FAIL;
263 }
264}
265
266
267/*
268 * Read FPGA SelectMap data.
269 */
wdenkbf9e3b32004-02-12 00:47:09 +0000270int fpga_read_data_fn (unsigned char *data, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000271{
wdenkbf9e3b32004-02-12 00:47:09 +0000272 vu_char *p = (vu_char *) SELECTMAP_BASE;
wdenkc6097192002-11-03 00:24:07 +0000273
274 *data = *p;
275#if 0
wdenkbf9e3b32004-02-12 00:47:09 +0000276 PRINTF ("%s: Read 0x%x into 0x%p\n", __FUNCTION__, (int) data, data);
wdenkc6097192002-11-03 00:24:07 +0000277#endif
wdenkbf9e3b32004-02-12 00:47:09 +0000278 return (int) data;
wdenkc6097192002-11-03 00:24:07 +0000279}
280
281
282/*
283 * Write data to the FPGA SelectMap port
284 */
wdenkbf9e3b32004-02-12 00:47:09 +0000285int fpga_write_data_fn (unsigned char data, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000286{
wdenkbf9e3b32004-02-12 00:47:09 +0000287 vu_char *p = (vu_char *) SELECTMAP_BASE;
wdenkc6097192002-11-03 00:24:07 +0000288
289#if 0
wdenkbf9e3b32004-02-12 00:47:09 +0000290 PRINTF ("%s: Write Data 0x%x\n", __FUNCTION__, (int) data);
wdenkc6097192002-11-03 00:24:07 +0000291#endif
292 *p = data;
wdenkbf9e3b32004-02-12 00:47:09 +0000293 return (int) data;
wdenkc6097192002-11-03 00:24:07 +0000294}
295
296
297/*
298 * Abort and FPGA operation
299 */
wdenkbf9e3b32004-02-12 00:47:09 +0000300int fpga_abort_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000301{
wdenkbf9e3b32004-02-12 00:47:09 +0000302 PRINTF ("%s:%d: FPGA program sequence aborted\n",
303 __FUNCTION__, __LINE__);
wdenkc6097192002-11-03 00:24:07 +0000304 return FPGA_FAIL;
305}
306
307
308/*
309 * FPGA pre-configuration function. Just make sure that
310 * FPGA reset is asserted to keep the FPGA from starting up after
311 * configuration.
312 */
wdenkbf9e3b32004-02-12 00:47:09 +0000313int fpga_pre_config_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000314{
wdenkbf9e3b32004-02-12 00:47:09 +0000315 PRINTF ("%s:%d: FPGA pre-configuration\n", __FUNCTION__, __LINE__);
316 fpga_reset (TRUE);
wdenkc6097192002-11-03 00:24:07 +0000317 return 0;
318}
319
320
321/*
322 * FPGA post configuration function. Blip the FPGA reset line and then see if
323 * the FPGA appears to be running.
324 */
wdenkbf9e3b32004-02-12 00:47:09 +0000325int fpga_post_config_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000326{
327 int rc;
328
wdenkbf9e3b32004-02-12 00:47:09 +0000329 PRINTF ("%s:%d: FPGA post configuration\n", __FUNCTION__, __LINE__);
330 fpga_reset (TRUE);
331 udelay (1000);
332 fpga_reset (FALSE);
wdenkc6097192002-11-03 00:24:07 +0000333 udelay (1000);
334
335 /*
336 * Use the FPGA,s inverting bus test register to do a simple test of the
337 * processor interface.
338 */
wdenkbf9e3b32004-02-12 00:47:09 +0000339 rc = test_fpga_ibtr ();
wdenkc6097192002-11-03 00:24:07 +0000340 return rc;
341}
342
343
344/*
345 * Clock, chip select and write signal assert functions and error check
346 * and busy functions. These are only stubs because the GEN860T selectmap
347 * interface handles sequencing of control signals automatically (it uses
348 * a memory-mapped interface to the FPGA SelectMap port). The design of
349 * the interface guarantees that the SelectMap port cannot be overrun so
350 * no busy check is needed. A configuration error is signalled by INIT
351 * going low during configuration, so there is no need for a separate error
352 * function.
353 */
wdenkbf9e3b32004-02-12 00:47:09 +0000354int fpga_clk_fn (int assert_clk, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000355{
356 return assert_clk;
357}
358
wdenkbf9e3b32004-02-12 00:47:09 +0000359int fpga_cs_fn (int assert_cs, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000360{
361 return assert_cs;
362}
363
wdenkbf9e3b32004-02-12 00:47:09 +0000364int fpga_wr_fn (int assert_write, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000365{
366 return assert_write;
367}
368
wdenkbf9e3b32004-02-12 00:47:09 +0000369int fpga_err_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000370{
371 return 0;
372}
373
wdenkbf9e3b32004-02-12 00:47:09 +0000374int fpga_busy_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000375{
376 return 0;
377}
378#endif