blob: ce2cf28e3c12aae01ae0c66dd013b94ec8df85b6 [file] [log] [blame]
wdenk03329902003-06-20 22:36:30 +00001/*
2 * (C) Copyright 2001
3 * Rob Taylor, Flying Pig Systems. robt@flyingpig.com.
4 *
wdenk8564acf2003-07-14 22:13:32 +00005 * Modified during 2003 by
6 * Ken Chou, kchou@ieee.org
7 *
wdenk03329902003-06-20 22:36:30 +00008 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#include <common.h>
28#include <mpc824x.h>
29#include <pci.h>
Ben Warrenb902b8d2008-08-31 10:07:16 -070030#include <netdev.h>
wdenk03329902003-06-20 22:36:30 +000031
32int checkboard (void)
33{
34 ulong busfreq = get_bus_freq(0);
35 char buf[32];
36
37 printf("Board: A3000 Local Bus at %s MHz\n", strmhz(buf, busfreq));
38 return 0;
39
40}
41
Becky Bruce9973e3c2008-06-09 16:03:40 -050042phys_size_t initdram (int board_type)
wdenk03329902003-06-20 22:36:30 +000043{
wdenkc83bf6a2004-01-06 22:38:14 +000044 long size;
45 long new_bank0_end;
46 long mear1;
47 long emear1;
wdenk03329902003-06-20 22:36:30 +000048
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020049 size = get_ram_size(CONFIG_SYS_SDRAM_BASE, CONFIG_SYS_MAX_RAM_SIZE);
wdenk03329902003-06-20 22:36:30 +000050
wdenkc83bf6a2004-01-06 22:38:14 +000051 new_bank0_end = size - 1;
52 mear1 = mpc824x_mpc107_getreg(MEAR1);
53 emear1 = mpc824x_mpc107_getreg(EMEAR1);
54 mear1 = (mear1 & 0xFFFFFF00) |
55 ((new_bank0_end & MICR_ADDR_MASK) >> MICR_ADDR_SHIFT);
56 emear1 = (emear1 & 0xFFFFFF00) |
57 ((new_bank0_end & MICR_ADDR_MASK) >> MICR_EADDR_SHIFT);
58 mpc824x_mpc107_setreg(MEAR1, mear1);
59 mpc824x_mpc107_setreg(EMEAR1, emear1);
wdenk03329902003-06-20 22:36:30 +000060
wdenkc83bf6a2004-01-06 22:38:14 +000061 return (size);
wdenk03329902003-06-20 22:36:30 +000062}
63
64/*
65 * Initialize PCI Devices
66 */
wdenk03329902003-06-20 22:36:30 +000067#ifndef CONFIG_PCI_PNP
68static struct pci_config_table pci_a3000_config_table[] = {
wdenk945af8d2003-07-16 21:53:01 +000069 /* vendor, device, class */
70 /* bus, dev, func */
wdenk8564acf2003-07-14 22:13:32 +000071 { PCI_VENDOR_ID_NS, PCI_DEVICE_ID_NS_83815, PCI_ANY_ID,
wdenk945af8d2003-07-16 21:53:01 +000072 PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, /* dp83815 eth0 divice */
wdenk03329902003-06-20 22:36:30 +000073 pci_cfgfunc_config_device, { PCI_ENET0_IOADDR,
74 PCI_ENET0_MEMADDR,
75 PCI_COMMAND_IO |
76 PCI_COMMAND_MEMORY |
77 PCI_COMMAND_MASTER }},
78 { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
wdenk945af8d2003-07-16 21:53:01 +000079 PCI_ANY_ID, 0x14, PCI_ANY_ID, /* PCI slot1 */
wdenk03329902003-06-20 22:36:30 +000080 pci_cfgfunc_config_device, { PCI_ENET1_IOADDR,
81 PCI_ENET1_MEMADDR,
82 PCI_COMMAND_IO |
83 PCI_COMMAND_MEMORY |
84 PCI_COMMAND_MASTER }},
85 { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
Wolfgang Denk53677ef2008-05-20 16:00:29 +020086 PCI_ANY_ID, 0x15, PCI_ANY_ID, /* PCI slot2 */
wdenk03329902003-06-20 22:36:30 +000087 pci_cfgfunc_config_device, { PCI_ENET2_IOADDR,
88 PCI_ENET2_MEMADDR,
89 PCI_COMMAND_IO |
90 PCI_COMMAND_MEMORY |
91 PCI_COMMAND_MASTER }},
wdenk8564acf2003-07-14 22:13:32 +000092 { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
wdenk945af8d2003-07-16 21:53:01 +000093 PCI_ANY_ID, 0x16, PCI_ANY_ID, /* PCI slot3 */
wdenk8564acf2003-07-14 22:13:32 +000094 pci_cfgfunc_config_device, { PCI_ENET3_IOADDR,
95 PCI_ENET3_MEMADDR,
96 PCI_COMMAND_IO |
97 PCI_COMMAND_MEMORY |
98 PCI_COMMAND_MASTER }},
wdenk03329902003-06-20 22:36:30 +000099 { }
100};
101#endif
102
wdenk03329902003-06-20 22:36:30 +0000103struct pci_controller hose = {
104#ifndef CONFIG_PCI_PNP
105 config_table: pci_a3000_config_table,
106#endif
107};
108
109void pci_init_board(void)
110{
111 pci_mpc824x_init(&hose);
112}
Ben Warrenb902b8d2008-08-31 10:07:16 -0700113
114int board_eth_init(bd_t *bis)
115{
116 return pci_eth_init(bis);
117}