blob: c1e9346290570f74720d549cff0948b228dd62be [file] [log] [blame]
Phil Sutteraefb8f42015-12-25 14:41:25 +01001/*
2 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_SYNOLOGY_DS414_H
8#define _CONFIG_SYNOLOGY_DS414_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
13#define CONFIG_DISPLAY_BOARDINFO_LATE
14
15/*
16 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
17 * for DDR ECC byte filling in the SPL before loading the main
18 * U-Boot into it.
19 */
20#define CONFIG_SYS_TEXT_BASE 0x00800000
21#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
22
23/*
24 * Commands configuration
25 */
Phil Sutteraefb8f42015-12-25 14:41:25 +010026
27/* I2C */
28#define CONFIG_SYS_I2C
29#define CONFIG_SYS_I2C_MVTWSI
30#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
31#define CONFIG_SYS_I2C_SLAVE 0x0
32#define CONFIG_SYS_I2C_SPEED 100000
33
34/* SPI NOR flash default params, used by sf commands */
35#define CONFIG_SF_DEFAULT_SPEED 1000000
36#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
37
38/* Environment in SPI NOR flash */
Phil Sutteraefb8f42015-12-25 14:41:25 +010039#define CONFIG_ENV_OFFSET 0x7E0000 /* RedBoot config partition in DTS */
40#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
41#define CONFIG_ENV_SECT_SIZE (64 << 10) /* 64KiB sectors */
42
43#define CONFIG_PHY_MARVELL /* there is a marvell phy */
44#define CONFIG_PHY_ADDR { 0x1, 0x0 }
45#define CONFIG_SYS_NETA_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII
46
47#define CONFIG_SYS_ALT_MEMTEST
48
49/* PCIe support */
50#ifndef CONFIG_SPL_BUILD
Phil Sutteraefb8f42015-12-25 14:41:25 +010051#define CONFIG_CMD_PCI
52#define CONFIG_CMD_PCI_ENUM
53#define CONFIG_PCI_MVEBU
54#define CONFIG_PCI_SCAN_SHOW
55#endif
56
57/* USB/EHCI/XHCI configuration */
58
59#define CONFIG_DM_USB
60#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
61
62/* FIXME: broken XHCI support
63 * Below defines should enable support for the two rear USB3 ports. Sadly, this
64 * does not work because:
65 * - xhci-pci seems to not support DM_USB, so with that enabled it is not
66 * found.
67 * - USB init fails, controller does not respond in time */
68#if 0
69#undef CONFIG_DM_USB
Phil Sutteraefb8f42015-12-25 14:41:25 +010070#define CONFIG_USB_XHCI_PCI
Phil Sutteraefb8f42015-12-25 14:41:25 +010071#endif
72
Masahiro Yamada0a8cc1a2016-06-04 07:35:03 +090073#if !defined(CONFIG_USB_XHCI_HCD)
Phil Sutteraefb8f42015-12-25 14:41:25 +010074#define CONFIG_EHCI_IS_TDI
75#endif
76
77/* why is this only defined in mv-common.h if CONFIG_DM is undefined? */
Phil Sutteraefb8f42015-12-25 14:41:25 +010078#define CONFIG_SUPPORT_VFAT
79#define CONFIG_SYS_MVFS
80
81/*
82 * mv-common.h should be defined after CMD configs since it used them
83 * to enable certain macros
84 */
85#include "mv-common.h"
86
87/*
88 * Memory layout while starting into the bin_hdr via the
89 * BootROM:
90 *
91 * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
92 * 0x4000.4030 bin_hdr start address
93 * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
94 * 0x4007.fffc BootROM stack top
95 *
96 * The address space between 0x4007.fffc and 0x400f.fff is not locked in
97 * L2 cache thus cannot be used.
98 */
99
100/* SPL */
101/* Defines for SPL */
102#define CONFIG_SPL_FRAMEWORK
103#define CONFIG_SPL_TEXT_BASE 0x40004030
104#define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
105
106#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
107#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
108
109#ifdef CONFIG_SPL_BUILD
110#define CONFIG_SYS_MALLOC_SIMPLE
111#endif
112
113#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
114#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
115
Phil Sutteraefb8f42015-12-25 14:41:25 +0100116/* SPL related SPI defines */
Phil Sutteraefb8f42015-12-25 14:41:25 +0100117#define CONFIG_SPL_SPI_LOAD
Phil Sutteraefb8f42015-12-25 14:41:25 +0100118#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x24000
119
120/* DS414 bus width is 32bits */
121#define CONFIG_DDR_32BIT
122
123/* Use random ethernet address if not configured */
124#define CONFIG_LIB_RAND
125#define CONFIG_NET_RANDOM_ETHADDR
126
127/* Default Environment */
128#define CONFIG_BOOTCOMMAND "sf read ${loadaddr} 0xd0000 0x700000; bootm"
129#define CONFIG_BOOTARGS "console=ttyS0,115200"
130#define CONFIG_LOADADDR 0x80000
131#undef CONFIG_PREBOOT /* override preboot for USB and SPI flash init */
132#define CONFIG_PREBOOT "usb start; sf probe"
133
134#endif /* _CONFIG_SYNOLOGY_DS414_H */