blob: 3a5afe89be18adeba33bb4c0be116a4a0dbe9068 [file] [log] [blame]
Hou Zhiqiang45684ae2016-06-28 20:18:16 +08001/*
2 * Copyright 2016 NXP Semiconductor, Inc.
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#include <common.h>
8#include <asm/psci.h>
macro.wave.z@gmail.com9a561752016-12-08 11:58:25 +08009#include <asm/system.h>
Hou Zhiqiang45684ae2016-06-28 20:18:16 +080010#ifdef CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT
11#include <asm/armv8/sec_firmware.h>
12#endif
13
14int psci_update_dt(void *fdt)
15{
16#ifdef CONFIG_MP
macro.wave.z@gmail.com9a561752016-12-08 11:58:25 +080017#if defined(CONFIG_ARMV8_PSCI) || defined(CONFIG_FSL_PPA_ARMV8_PSCI)
18
Hou Zhiqiang45684ae2016-06-28 20:18:16 +080019#ifdef CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT
20 /*
21 * If the PSCI in SEC Firmware didn't work, avoid to update the
22 * device node of PSCI. But still return 0 instead of an error
23 * number to support detecting PSCI dynamically and then switching
24 * the SMP boot method between PSCI and spin-table.
25 */
26 if (sec_firmware_support_psci_version() == 0xffffffff)
27 return 0;
28#endif
29 fdt_psci(fdt);
macro.wave.z@gmail.com9a561752016-12-08 11:58:25 +080030
31#if defined(CONFIG_ARMV8_PSCI) && !defined(CONFIG_ARMV8_SECURE_BASE)
32 /* secure code lives in RAM, keep it alive */
33 fdt_add_mem_rsv(fdt, (unsigned long)__secure_start,
34 __secure_end - __secure_start);
35#endif
36
Hou Zhiqiang45684ae2016-06-28 20:18:16 +080037#endif
38#endif
39 return 0;
40}