blob: b4df22f1f23caef88bc404fcc855f9e1c8a5181e [file] [log] [blame]
TsiChung Liew8e585f02007-06-18 13:50:13 -05001/*
2 * (C) Copyright 2000-2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
6 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
TsiChung Liew8e585f02007-06-18 13:50:13 -050027#include <config.h>
TsiChungLiew427c8142007-07-05 22:54:42 -050028#include <common.h>
29#include <asm/immap.h>
TsiChung Liew8e585f02007-06-18 13:50:13 -050030
31DECLARE_GLOBAL_DATA_PTR;
32
33int checkboard(void)
34{
35 puts("Board: ");
36 puts("Freescale FireEngine 5329 EVB\n");
37 return 0;
38};
39
Becky Bruce9973e3c2008-06-09 16:03:40 -050040phys_size_t initdram(int board_type)
TsiChung Liew8e585f02007-06-18 13:50:13 -050041{
42 volatile sdram_t *sdram = (volatile sdram_t *)(MMAP_SDRAM);
43 u32 dramsize, i;
44
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020045 dramsize = CONFIG_SYS_SDRAM_SIZE * 0x100000;
TsiChung Liew8e585f02007-06-18 13:50:13 -050046
47 for (i = 0x13; i < 0x20; i++) {
48 if (dramsize == (1 << i))
49 break;
50 }
51 i--;
52
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020053 sdram->cs0 = (CONFIG_SYS_SDRAM_BASE | i);
54 sdram->cfg1 = CONFIG_SYS_SDRAM_CFG1;
55 sdram->cfg2 = CONFIG_SYS_SDRAM_CFG2;
TsiChung Liew8e585f02007-06-18 13:50:13 -050056
57 /* Issue PALL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058 sdram->ctrl = CONFIG_SYS_SDRAM_CTRL | 2;
TsiChung Liew8e585f02007-06-18 13:50:13 -050059
60 /* Issue LEMR */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020061 sdram->mode = CONFIG_SYS_SDRAM_EMOD;
62 sdram->mode = (CONFIG_SYS_SDRAM_MODE | 0x04000000);
TsiChung Liew8e585f02007-06-18 13:50:13 -050063
64 udelay(500);
65
66 /* Issue PALL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020067 sdram->ctrl = (CONFIG_SYS_SDRAM_CTRL | 2);
TsiChung Liew8e585f02007-06-18 13:50:13 -050068
69 /* Perform two refresh cycles */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070 sdram->ctrl = CONFIG_SYS_SDRAM_CTRL | 4;
71 sdram->ctrl = CONFIG_SYS_SDRAM_CTRL | 4;
TsiChung Liew8e585f02007-06-18 13:50:13 -050072
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020073 sdram->mode = CONFIG_SYS_SDRAM_MODE;
TsiChung Liew8e585f02007-06-18 13:50:13 -050074
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020075 sdram->ctrl = (CONFIG_SYS_SDRAM_CTRL & ~0x80000000) | 0x10000c00;
TsiChung Liew8e585f02007-06-18 13:50:13 -050076
77 udelay(100);
78
79 return dramsize;
80};
81
82int testdram(void)
83{
84 /* TODO: XXX XXX XXX */
85 printf("DRAM test not implemented!\n");
86
87 return (0);
88}