Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 9b5f9aeb3b48dbc059272168635a397ea5096a31 / . / configs / chromebook_minnie_defconfig
blob: a7540afc0a235ada71c34e3366890861339b9ab9 [file] [log] [blame]
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]1CONFIG_ARM=y
Tom Rinia2ac2b92021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SPL_SKIP_LOWLEVEL_INIT=y
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]3CONFIG_SYS_ARCH_TIMER=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]4# CONFIG_SPL_USE_ARCH_MEMCPY is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]5CONFIG_ARCH_ROCKCHIP=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]6CONFIG_SYS_TEXT_BASE=0x00100000
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-minnie"
Tom Rinic5a6e9f2020-07-06 13:54:25 -0400[diff] [blame]9CONFIG_SPL_TEXT_BASE=0xff704000
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]10CONFIG_ROCKCHIP_RK3288=y
Simon Glass103c5f12021-08-08 12:20:09 -0600[diff] [blame]11# CONFIG_SPL_MMC is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]12CONFIG_TARGET_CHROMEBOOK_MINNIE=y
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]13CONFIG_SPL_STACK_R_ADDR=0x80000
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]14CONFIG_DEBUG_UART_BASE=0xff690000
15CONFIG_DEBUG_UART_CLOCK=24000000
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]16CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassea2ca7e2021-08-08 12:20:14 -0600[diff] [blame]17CONFIG_SPL_SPI=y
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]18CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]19CONFIG_SPL_PAYLOAD="u-boot.img"
Tom Rinif7d0ae92020-07-28 08:46:52 -0400[diff] [blame]20CONFIG_DEBUG_UART=y
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]21CONFIG_USE_PREBOOT=y
Klaus Gogera2a50532018-05-25 23:45:05 +0200[diff] [blame]22CONFIG_DEFAULT_FDT_FILE="rk3288-veyron-minnie.dtb"
Tom Rini0817daa2020-10-09 12:22:06 -0400[diff] [blame]23CONFIG_SILENT_CONSOLE=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]24# CONFIG_DISPLAY_CPUINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]25CONFIG_DISPLAY_BOARDINFO_LATE=y
Urja Rannikkofffdf722020-05-13 19:15:21 +0000[diff] [blame]26CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]27CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini9b5f9ae2022-05-19 15:09:22 -0400[diff] [blame^]28CONFIG_SPL_NO_BSS_LIMIT=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]29# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]30CONFIG_SPL_STACK_R=y
31CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]32# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
Simon Glass1e52db62021-07-14 17:05:32 -0500[diff] [blame]33# CONFIG_SPL_CRC32 is not set
Marek Vasut55500432018-04-07 16:05:27 +0200[diff] [blame]34CONFIG_SPL_SPI_LOAD=y
Tom Rini3e5b62f2021-08-10 15:08:46 -0400[diff] [blame]35CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]36CONFIG_CMD_GPIO=y
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]37CONFIG_CMD_GPT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]38CONFIG_CMD_I2C=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]39CONFIG_CMD_MMC=y
Simon Glass719d36e2017-08-04 16:34:46 -0600[diff] [blame]40CONFIG_CMD_SF_TEST=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]41CONFIG_CMD_SPI=y
Eddie Caic3d098e2017-12-15 08:17:13 +0800[diff] [blame]42CONFIG_CMD_USB=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]43# CONFIG_CMD_SETEXPR is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]44CONFIG_CMD_CACHE=y
45CONFIG_CMD_TIME=y
Simon Glassec107f02019-04-26 19:03:39 -0600[diff] [blame]46CONFIG_CMD_SOUND=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]47CONFIG_CMD_PMIC=y
48CONFIG_CMD_REGULATOR=y
Patrick Delaunayb0cf7332017-01-27 11:00:37 +0100[diff] [blame]49# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunaybd42a942017-01-27 11:00:41 +0100[diff] [blame]50# CONFIG_SPL_EFI_PARTITION is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]51CONFIG_SPL_OF_CONTROL=y
52CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]53CONFIG_SPL_OF_PLATDATA=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]54CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]55CONFIG_REGMAP=y
56CONFIG_SPL_REGMAP=y
57CONFIG_SYSCON=y
58CONFIG_SPL_SYSCON=y
59# CONFIG_SPL_SIMPLE_BUS is not set
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]60# CONFIG_SPL_BLK is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]61CONFIG_CLK=y
62CONFIG_SPL_CLK=y
63CONFIG_ROCKCHIP_GPIO=y
64CONFIG_I2C_CROS_EC_TUNNEL=y
65CONFIG_SYS_I2C_ROCKCHIP=y
66CONFIG_I2C_MUX=y
67CONFIG_DM_KEYBOARD=y
Simon Glass93e1edf2021-11-24 09:26:44 -0700[diff] [blame]68CONFIG_KEYBOARD=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]69CONFIG_CROS_EC_KEYB=y
70CONFIG_CROS_EC=y
71CONFIG_CROS_EC_SPI=y
72CONFIG_PWRSEQ=y
Jaehoon Chung144d0572021-02-16 10:16:56 +0900[diff] [blame]73CONFIG_MMC_PWRSEQ=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]74# CONFIG_SPL_DM_MMC is not set
Masahiro Yamada55ed3b42017-01-10 13:32:04 +0900[diff] [blame]75CONFIG_MMC_DW=y
Masahiro Yamadafed44082017-01-10 13:32:03 +0900[diff] [blame]76CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal888f1842019-10-03 19:50:05 +0200[diff] [blame]77CONFIG_MTD=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]78CONFIG_SF_DEFAULT_BUS=2
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]79CONFIG_SF_DEFAULT_SPEED=20000000
Urja Rannikko64df5122019-05-13 13:51:03 +0000[diff] [blame]80CONFIG_SPI_FLASH_GIGADEVICE=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]81CONFIG_PINCTRL=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]82CONFIG_PINCONF=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]83CONFIG_SPL_PINCTRL=y
Urja Rannikko5e50f872020-05-13 19:15:23 +0000[diff] [blame]84# CONFIG_SPL_PINCTRL_FULL is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]85CONFIG_DM_PMIC=y
86# CONFIG_SPL_PMIC_CHILDREN is not set
Jacob Chen453c5a92017-05-02 14:54:52 +0800[diff] [blame]87CONFIG_PMIC_RK8XX=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]88CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen453c5a92017-05-02 14:54:52 +0800[diff] [blame]89CONFIG_REGULATOR_RK8XX=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]90CONFIG_PWM_ROCKCHIP=y
91CONFIG_RAM=y
92CONFIG_SPL_RAM=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]93CONFIG_DEBUG_UART_SHIFT=2
Simon Glassec107f02019-04-26 19:03:39 -0600[diff] [blame]94CONFIG_SOUND=y
95CONFIG_I2S=y
96CONFIG_I2S_ROCKCHIP=y
97CONFIG_SOUND_MAX98090=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]98CONFIG_ROCKCHIP_SPI=y
99CONFIG_SYSRESET=y
Tom Riniecad7052017-08-25 17:50:26 -0400[diff] [blame]100CONFIG_USB=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]101# CONFIG_SPL_DM_USB is not set
102CONFIG_USB_DWC2=y
Adam Ford65748642018-01-02 10:39:52 -0600[diff] [blame]103CONFIG_ROCKCHIP_USB2_PHY=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]104CONFIG_DM_VIDEO=y
Anatolij Gustschin8a6ffed2020-02-04 22:43:06 +0100[diff] [blame]105# CONFIG_VIDEO_BPP8 is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]106CONFIG_DISPLAY=y
107CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.comb98f0a32017-04-17 22:24:23 +0800[diff] [blame]108CONFIG_DISPLAY_ROCKCHIP_EDP=y
Tom Rinifb82fe32017-06-19 09:47:40 -0400[diff] [blame]109CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]110CONFIG_CONSOLE_SCROLL_LINES=10
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]111CONFIG_SPL_TINY_MEMSET=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]112CONFIG_CMD_DHRYSTONE=y
113CONFIG_ERRNO_STR=y