blob: 8b71c2575735c68d1fcdabe1f018a246c2902000 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Piotr Wilczek4d6c9672013-09-20 15:01:27 +02002/*
3 * Copyright (C) 2013 Samsung Electronics
4 * Sanghee Kim <sh0130.kim@samsung.com>
5 * Piotr Wilczek <p.wilczek@samsung.com>
6 *
7 * Configuation settings for the SAMSUNG TRATS2 (EXYNOS4412) board.
Piotr Wilczek4d6c9672013-09-20 15:01:27 +02008 */
9
Piotr Wilczek1ecab0f2014-03-07 14:59:49 +010010#ifndef __CONFIG_TRATS2_H
11#define __CONFIG_TRATS2_H
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020012
Simon Glass4c7bb1d2014-10-07 22:01:44 -060013#include <configs/exynos4-common.h>
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020014
Piotr Wilczek1ecab0f2014-03-07 14:59:49 +010015#define CONFIG_TIZEN /* TIZEN lib */
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020016
Łukasz Majewskic4e96db2014-01-14 08:02:26 +010017#define CONFIG_SYS_L2CACHE_OFF
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020018#ifndef CONFIG_SYS_L2CACHE_OFF
19#define CONFIG_SYS_L2_PL310
20#define CONFIG_SYS_PL310_BASE 0x10502000
21#endif
22
Piotr Wilczek1ecab0f2014-03-07 14:59:49 +010023/* TRATS2 has 4 banks of DRAM */
Piotr Wilczek1ecab0f2014-03-07 14:59:49 +010024#define CONFIG_SYS_SDRAM_BASE 0x40000000
25#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
26#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
27/* memtest works on */
28#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
29#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5E00000)
30#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020031
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020032/* select serial console configuration */
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020033
Piotr Wilczek1ecab0f2014-03-07 14:59:49 +010034/* Console configuration */
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020035
Łukasz Majewski1018b0a2015-04-01 12:34:30 +020036#define CONFIG_BOOTCOMMAND "run autoboot"
Seung-Woo Kim767edf02018-11-20 14:54:39 +090037#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
Piotr Wilczek1ecab0f2014-03-07 14:59:49 +010038
39#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR \
40 - GENERATED_GBL_DATA_SIZE)
41
42#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
43
44#define CONFIG_SYS_MONITOR_BASE 0x00000000
45
Piotr Wilczek1ecab0f2014-03-07 14:59:49 +010046#define CONFIG_SYS_MMC_ENV_DEV CONFIG_MMC_DEFAULT_DEV
Piotr Wilczek1ecab0f2014-03-07 14:59:49 +010047
48#define CONFIG_ENV_OVERWRITE
49
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020050/* Tizen - partitions definitions */
Przemyslaw Marczak18f3e0e2014-02-28 18:53:36 +010051#define PARTS_CSA "csa-mmc"
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020052#define PARTS_BOOT "boot"
Przemyslaw Marczak18f3e0e2014-02-28 18:53:36 +010053#define PARTS_QBOOT "qboot"
Piotr Wilczekdca36682013-11-27 11:11:02 +010054#define PARTS_CSC "csc"
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020055#define PARTS_ROOT "platform"
56#define PARTS_DATA "data"
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020057#define PARTS_UMS "ums"
58
59#define PARTS_DEFAULT \
Piotr Wilczeka5e15bb2013-12-30 09:40:40 +010060 "uuid_disk=${uuid_gpt_disk};" \
Piotr Wilczekdca36682013-11-27 11:11:02 +010061 "name="PARTS_CSA",start=5MiB,size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \
Przemyslaw Marczak18f3e0e2014-02-28 18:53:36 +010062 "name="PARTS_BOOT",size=60MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \
63 "name="PARTS_QBOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_QBOOT"};" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020064 "name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \
Piotr Wilczekdca36682013-11-27 11:11:02 +010065 "name="PARTS_ROOT",size=1536MiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \
Przemyslaw Marczak18f3e0e2014-02-28 18:53:36 +010066 "name="PARTS_DATA",size=3000MiB,uuid=${uuid_gpt_"PARTS_DATA"};" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020067 "name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \
68
Piotr Wilczek09f98012013-11-12 15:22:46 +010069#define CONFIG_DFU_ALT \
Mateusz Zalegab7d42592014-04-28 21:13:25 +020070 "u-boot raw 0x80 0x800;" \
Łukasz Majewskidcb7eb62014-07-22 10:17:06 +020071 "/uImage ext4 0 2;" \
72 "/modem.bin ext4 0 2;" \
73 "/exynos4412-trats2.dtb ext4 0 2;" \
Przemyslaw Marczak18f3e0e2014-02-28 18:53:36 +010074 ""PARTS_CSA" part 0 1;" \
Łukasz Majewskicdd15bc2014-01-14 08:02:24 +010075 ""PARTS_BOOT" part 0 2;" \
Przemyslaw Marczak18f3e0e2014-02-28 18:53:36 +010076 ""PARTS_QBOOT" part 0 3;" \
77 ""PARTS_CSC" part 0 4;" \
Łukasz Majewskicdd15bc2014-01-14 08:02:24 +010078 ""PARTS_ROOT" part 0 5;" \
79 ""PARTS_DATA" part 0 6;" \
Przemyslaw Marczaka0afc6f2014-01-22 12:02:47 +010080 ""PARTS_UMS" part 0 7;" \
Łukasz Majewski1018b0a2015-04-01 12:34:30 +020081 "params.bin raw 0x38 0x8;" \
82 "/Image.itb ext4 0 2\0"
Piotr Wilczek09f98012013-11-12 15:22:46 +010083
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020084#define CONFIG_EXTRA_ENV_SETTINGS \
85 "bootk=" \
Piotr Wilczek425e26d2014-01-22 15:54:37 +010086 "run loaduimage;" \
87 "if run loaddtb; then " \
88 "bootm 0x40007FC0 - ${fdtaddr};" \
89 "fi;" \
90 "bootm 0x40007FC0;\0" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020091 "updatebackup=" \
Jaehoon Chung188c42b2014-04-30 09:09:15 +090092 "mmc dev 0 2; mmc write 0x51000000 0 0x800;" \
93 " mmc dev 0 0\0" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020094 "updatebootb=" \
Jaehoon Chung188c42b2014-04-30 09:09:15 +090095 "mmc read 0x51000000 0x80 0x800; run updatebackup\0" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +020096 "mmcboot=" \
97 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
98 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
Piotr Wilczek425e26d2014-01-22 15:54:37 +010099 "run bootk\0" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200100 "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
101 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
102 "verify=n\0" \
103 "rootfstype=ext4\0" \
Seung-Woo Kim767edf02018-11-20 14:54:39 +0900104 "console=" CONFIG_DEFAULT_CONSOLE \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200105 "kernelname=uImage\0" \
Piotr Wilczek2c8043c2013-11-27 11:11:00 +0100106 "loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 " \
107 "${kernelname}\0" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200108 "loaddtb=ext4load mmc ${mmcdev}:${mmcbootpart} ${fdtaddr} " \
109 "${fdtfile}\0" \
Piotr Wilczeka5e15bb2013-12-30 09:40:40 +0100110 "mmcdev=" __stringify(CONFIG_MMC_DEFAULT_DEV) "\0" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200111 "mmcbootpart=2\0" \
112 "mmcrootpart=5\0" \
113 "opts=always_resume=1\0" \
114 "partitions=" PARTS_DEFAULT \
Piotr Wilczek09f98012013-11-12 15:22:46 +0100115 "dfu_alt_info=" CONFIG_DFU_ALT \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200116 "uartpath=ap\0" \
117 "usbpath=ap\0" \
118 "consoleon=set console console=ttySAC2,115200n8; save; reset\0" \
119 "consoleoff=set console console=ram; save; reset\0" \
120 "spladdr=0x40000100\0" \
121 "splsize=0x200\0" \
122 "splfile=falcon.bin\0" \
123 "spl_export=" \
124 "setexpr spl_imgsize ${splsize} + 8 ;" \
125 "setenv spl_imgsize 0x${spl_imgsize};" \
126 "setexpr spl_imgaddr ${spladdr} - 8 ;" \
127 "setexpr spl_addr_tmp ${spladdr} - 4 ;" \
128 "mw.b ${spl_imgaddr} 0x00 ${spl_imgsize};run loaduimage;" \
129 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
130 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo};" \
131 "spl export atags 0x40007FC0;" \
132 "crc32 ${spladdr} ${splsize} ${spl_imgaddr};" \
133 "mw.l ${spl_addr_tmp} ${splsize};" \
134 "ext4write mmc ${mmcdev}:${mmcbootpart}" \
135 " /${splfile} ${spl_imgaddr} ${spl_imgsize};" \
136 "setenv spl_imgsize;" \
137 "setenv spl_imgaddr;" \
138 "setenv spl_addr_tmp;\0" \
Łukasz Majewski1018b0a2015-04-01 12:34:30 +0200139 CONFIG_EXTRA_ENV_ITB \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200140 "fdtaddr=40800000\0" \
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200141
Albert ARIBAUD519fdde2014-04-08 09:25:08 +0200142/* GPT */
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200143
Przemyslaw Marczake0021702014-03-25 10:58:22 +0100144/* Security subsystem - enable hw_rand() */
145#define CONFIG_EXYNOS_ACE_SHA
Przemyslaw Marczake0021702014-03-25 10:58:22 +0100146
Przemyslaw Marczak679549d2014-01-22 11:24:12 +0100147/* Common misc for Samsung */
148#define CONFIG_MISC_COMMON
149
Przemyslaw Marczakf64236a2014-01-22 11:24:19 +0100150/* Download menu - Samsung common */
151#define CONFIG_LCD_MENU
Przemyslaw Marczakf64236a2014-01-22 11:24:19 +0100152
153/* Download menu - definitions for check keys */
154#ifndef __ASSEMBLY__
Przemyslaw Marczakf64236a2014-01-22 11:24:19 +0100155
156#define KEY_PWR_PMIC_NAME "MAX77686_PMIC"
157#define KEY_PWR_STATUS_REG MAX77686_REG_PMIC_STATUS1
158#define KEY_PWR_STATUS_MASK (1 << 0)
159#define KEY_PWR_INTERRUPT_REG MAX77686_REG_PMIC_INT1
160#define KEY_PWR_INTERRUPT_MASK (1 << 1)
161
Akshay Saraswat9b97b722014-05-13 10:30:15 +0530162#define KEY_VOL_UP_GPIO EXYNOS4X12_GPIO_X22
163#define KEY_VOL_DOWN_GPIO EXYNOS4X12_GPIO_X33
Przemyslaw Marczakf64236a2014-01-22 11:24:19 +0100164#endif /* __ASSEMBLY__ */
165
166/* LCD console */
167#define LCD_BPP LCD_COLOR16
Przemyslaw Marczakf64236a2014-01-22 11:24:19 +0100168
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200169/* LCD */
Przemyslaw Marczak2df21cb2014-01-22 11:24:16 +0100170#define CONFIG_BMP_16BPP
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200171#define CONFIG_FB_ADDR 0x52504000
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200172#define CONFIG_EXYNOS_MIPI_DSIM
173#define CONFIG_VIDEO_BMP_GZIP
Przemyslaw Marczak903afe12013-11-29 18:30:43 +0100174#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54)
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200175
Piotr Wilczek4d6c9672013-09-20 15:01:27 +0200176#endif /* __CONFIG_H */