blob: afd6488e10e1a3ee9c3e9b93c5409c14ac76933a [file] [log] [blame]
Thomas Chou8cbb0dd2010-04-21 08:40:59 +08001/*
2 * (C) Copyright 2005, Psyent Corporation <www.psyent.com>
3 * Scott McNutt <smcnutt@psyent.com>
4 * (C) Copyright 2010, Thomas Chou <thomas@wytron.com.tw>
5 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02006 * SPDX-License-Identifier: GPL-2.0+
Thomas Chou8cbb0dd2010-04-21 08:40:59 +08007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12/*
13 * BOARD/CPU
14 */
Thomas Chouca844dd2015-10-14 08:43:31 +080015#define CONFIG_DISPLAY_BOARDINFO_LATE
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080016
17/*
18 * SERIAL
19 */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080020
21/*
Thomas Chou6168dc62015-10-23 14:55:36 +080022 * CFI Flash
23 */
Thomas Chou6168dc62015-10-23 14:55:36 +080024#define CONFIG_FLASH_CFI_DRIVER
25#define CONFIG_SYS_CFI_FLASH_STATUS_POLL /* fix amd flash issue */
26#define CONFIG_SYS_FLASH_CFI
27#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
28#define CONFIG_SYS_FLASH_PROTECTION
Thomas Chouaf54c182015-10-28 15:10:39 +080029#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
Thomas Chou6168dc62015-10-23 14:55:36 +080030#define CONFIG_SYS_MAX_FLASH_SECT 512
31
32/*
Thomas Chouc3c44952015-11-05 16:37:33 +080033 * NET options
Thomas Chou96fa1e42015-10-22 15:29:11 +080034 */
Thomas Chouc3c44952015-11-05 16:37:33 +080035#define CONFIG_SYS_RX_ETH_BUFFER 0
Thomas Choue07eee32015-10-29 16:43:46 +080036#define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
37#define CONFIG_PHY_MARVELL
Thomas Chou96fa1e42015-10-22 15:29:11 +080038
39/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080040 * BOOTP options
41 */
42#define CONFIG_BOOTP_BOOTFILESIZE
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080043
44/*
Thomas Chouca1d80c2015-08-26 21:24:35 +080045 * FDT options
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080046 */
Thomas Chou857b9cb2014-08-30 17:45:23 +080047#define CONFIG_LMB
48
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080049/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080050 * MEMORY ORGANIZATION
Thomas Chou7dfb0602012-04-23 10:55:02 +080051 * -Monitor at top of sdram.
52 * -The heap is placed below the monitor
53 * -The stack is placed below the heap (&grows down).
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080054 */
Thomas Chou6168dc62015-10-23 14:55:36 +080055#define CONFIG_SYS_SDRAM_BASE 0xD0000000
56#define CONFIG_SYS_SDRAM_SIZE 0x08000000
Thomas Chou744b57b2015-10-27 10:21:06 +080057#define CONFIG_NR_DRAM_BANKS 1
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080058#define CONFIG_MONITOR_IS_IN_RAM
Marek Vasut7ef051e2015-12-15 03:09:23 +010059#define CONFIG_SYS_MONITOR_LEN 0x80000 /* Reserve 512k */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080060#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_SDRAM_BASE + \
61 CONFIG_SYS_SDRAM_SIZE - \
62 CONFIG_SYS_MONITOR_LEN)
Thomas Chou2925e2b2015-11-04 13:28:29 +080063#define CONFIG_SYS_MALLOC_LEN 0x20000
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080064
65/*
Marek Vasut2aee06a2015-12-15 03:09:22 +010066 * ENVIRONMENT -- Put environment in sector CONFIG_SYS_MONITOR_LEN above
67 * CONFIG_SYS_RESET_ADDR, since we assume the monitor is stored at the
68 * reset address, no? This will keep the environment in user region
69 * of flash. NOTE: the monitor length must be multiple of sector size
70 * (which is common practice).
71 */
Marek Vasut2aee06a2015-12-15 03:09:22 +010072
73#define CONFIG_ENV_SIZE 0x20000 /* 128k, 1 sector */
74#define CONFIG_ENV_OVERWRITE /* Serial change Ok */
75#define CONFIG_ENV_ADDR (0xe2800000 + CONFIG_SYS_MONITOR_LEN)
76
77/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080078 * MISC
79 */
Marek Vasutbc3abe12015-12-15 03:09:24 +010080#define CONFIG_SYS_LOAD_ADDR 0xd4000000 /* Half of RAM */
81#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080082#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Thomas Chou540bb542015-11-04 13:25:20 +080083#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MONITOR_BASE - \
84 CONFIG_ENV_SIZE - \
85 CONFIG_SYS_MALLOC_LEN - \
86 0x10000)
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080087
Thomas Chou8cbb0dd2010-04-21 08:40:59 +080088#endif /* __CONFIG_H */