blob: 4d093ded35f3a1cc068ca48c97eaeddc14715463 [file] [log] [blame]
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +09001/*
2 * include/configs/koelsch.h
3 *
4 * Copyright (C) 2013 Renesas Electronics Corporation
5 *
6 * SPDX-License-Identifier: GPL-2.0
7 */
8
9#ifndef __KOELSCH_H
10#define __KOELSCH_H
11
12#undef DEBUG
Nobuhiro Iwamatsu1cc95f62015-10-10 05:58:28 +090013#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Koelsch"
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090014
Nobuhiro Iwamatsu5ca6dfe2014-11-10 14:34:07 +090015#include "rcar-gen2-common.h"
Nobuhiro Iwamatsub6c96f72014-03-31 15:22:31 +090016
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090017/* STACK */
Nobuhiro Iwamatsu1cc95f62015-10-10 05:58:28 +090018#if defined(CONFIG_ARCH_RMOBILE_EXTRAM_BOOT)
Nobuhiro Iwamatsu69191fe2014-10-31 16:16:27 +090019#define CONFIG_SYS_INIT_SP_ADDR 0x7003FFFC
20#else
21#define CONFIG_SYS_INIT_SP_ADDR 0xE633fffC
22#endif
23
24#define STACK_AREA_SIZE 0xC000
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090025#define LOW_LEVEL_MERAM_STACK \
26 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
27
28/* MEMORY */
Nobuhiro Iwamatsu5ca6dfe2014-11-10 14:34:07 +090029#define RCAR_GEN2_SDRAM_BASE 0x40000000
30#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
31#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090032
33/* SCIF */
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090034
35/* FLASH */
Nobuhiro Iwamatsuc71b4dd2014-01-08 10:32:24 +090036#define CONFIG_SPI
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090037
Nobuhiro Iwamatsu90362c02013-10-20 20:37:17 +090038/* SH Ether */
Nobuhiro Iwamatsu90362c02013-10-20 20:37:17 +090039#define CONFIG_SH_ETHER_USE_PORT 0
40#define CONFIG_SH_ETHER_PHY_ADDR 0x1
41#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
42#define CONFIG_SH_ETHER_CACHE_WRITEBACK
43#define CONFIG_SH_ETHER_CACHE_INVALIDATE
Nobuhiro Iwamatsu90362c02013-10-20 20:37:17 +090044#define CONFIG_BITBANGMII
45#define CONFIG_BITBANGMII_MULTI
46#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
47
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090048/* Board Clock */
Nobuhiro Iwamatsuae8e1d92014-03-31 11:06:46 +090049#define RMOBILE_XTAL_CLK 20000000u
50#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
51#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090052#define CONFIG_SYS_TMU_CLK_DIV 4
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090053
Nobuhiro Iwamatsubb611cc2013-09-11 15:04:33 +090054/* i2c */
Nobuhiro Iwamatsubb611cc2013-09-11 15:04:33 +090055#define CONFIG_SYS_I2C
56#define CONFIG_SYS_I2C_SH
57#define CONFIG_SYS_I2C_SLAVE 0x7F
58#define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 3
Nobuhiro Iwamatsubb611cc2013-09-11 15:04:33 +090059#define CONFIG_SYS_I2C_SH_SPEED0 400000
Nobuhiro Iwamatsubb611cc2013-09-11 15:04:33 +090060#define CONFIG_SYS_I2C_SH_SPEED1 400000
Nobuhiro Iwamatsubb611cc2013-09-11 15:04:33 +090061#define CONFIG_SYS_I2C_SH_SPEED2 400000
62#define CONFIG_SH_I2C_DATA_HIGH 4
63#define CONFIG_SH_I2C_DATA_LOW 5
64#define CONFIG_SH_I2C_CLOCK 10000000
65
Nobuhiro Iwamatsub8f383b2013-10-10 10:48:20 +090066#define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */
67
Nobuhiro Iwamatsuaa44ae32014-03-27 14:13:06 +090068/* USB */
Nobuhiro Iwamatsuaa44ae32014-03-27 14:13:06 +090069#define CONFIG_USB_EHCI_RMOBILE
Nobuhiro Iwamatsu5906fad2014-07-28 15:29:31 +090070#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
Nobuhiro Iwamatsuaa44ae32014-03-27 14:13:06 +090071
Nobuhiro Iwamatsu8e2e5882014-12-02 16:52:24 +090072/* Module stop status bits */
73/* INTC-RT */
74#define CONFIG_SMSTP0_ENA 0x00400000
75/* MSIF*/
76#define CONFIG_SMSTP2_ENA 0x00002000
77/* INTC-SYS, IRQC */
78#define CONFIG_SMSTP4_ENA 0x00000180
79/* SCIF0 */
80#define CONFIG_SMSTP7_ENA 0x00200000
81
Nobuhiro Iwamatsu11e32912014-11-12 13:03:54 +090082/* SD */
Nobuhiro Iwamatsu11e32912014-11-12 13:03:54 +090083#define CONFIG_SH_SDHI_FREQ 97500000
84
Nobuhiro Iwamatsu1251e492013-11-21 17:07:46 +090085#endif /* __KOELSCH_H */