blob: ac001a801e0917b9f56ecef86aa01c545793f557 [file] [log] [blame]
Donghwa Lee6d4339f2012-04-05 19:36:17 +00001/*
2 * Copyright (C) 2012 Samsung Electronics
3 *
4 * Author: InKi Dae <inki.dae@samsung.com>
5 * Author: Donghwa Lee <dh09.lee@samsung.com>
6 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02007 * SPDX-License-Identifier: GPL-2.0+
Donghwa Lee6d4339f2012-04-05 19:36:17 +00008 */
9
10#include <config.h>
11#include <common.h>
12#include <asm/io.h>
13#include <lcd.h>
14#include <div64.h>
Ajay Kumarc23f3152013-02-21 23:53:01 +000015#include <fdtdec.h>
16#include <libfdt.h>
Donghwa Lee6d4339f2012-04-05 19:36:17 +000017#include <asm/arch/clk.h>
18#include <asm/arch/clock.h>
19#include <asm/arch/cpu.h>
20#include "exynos_fb.h"
21
Ajay Kumarc23f3152013-02-21 23:53:01 +000022DECLARE_GLOBAL_DATA_PTR;
23
Donghwa Lee6d4339f2012-04-05 19:36:17 +000024static unsigned long *lcd_base_addr;
25static vidinfo_t *pvid;
Ajay Kumar47ff6072013-02-21 23:52:59 +000026static struct exynos_fb *fimd_ctrl;
Donghwa Lee6d4339f2012-04-05 19:36:17 +000027
28void exynos_fimd_lcd_init_mem(u_long screen_base, u_long fb_size,
29 u_long palette_size)
30{
31 lcd_base_addr = (unsigned long *)screen_base;
32}
33
34static void exynos_fimd_set_dualrgb(unsigned int enabled)
35{
Donghwa Lee6d4339f2012-04-05 19:36:17 +000036 unsigned int cfg = 0;
37
38 if (enabled) {
39 cfg = EXYNOS_DUALRGB_BYPASS_DUAL | EXYNOS_DUALRGB_LINESPLIT |
40 EXYNOS_DUALRGB_VDEN_EN_ENABLE;
41
42 /* in case of Line Split mode, MAIN_CNT doesn't neet to set. */
43 cfg |= EXYNOS_DUALRGB_SUB_CNT(pvid->vl_col / 2) |
44 EXYNOS_DUALRGB_MAIN_CNT(0);
45 }
46
47 writel(cfg, &fimd_ctrl->dualrgb);
48}
49
Donghwa Leea29c8322012-07-02 01:16:08 +000050static void exynos_fimd_set_dp_clkcon(unsigned int enabled)
51{
Donghwa Leea29c8322012-07-02 01:16:08 +000052 unsigned int cfg = 0;
53
54 if (enabled)
55 cfg = EXYNOS_DP_CLK_ENABLE;
56
57 writel(cfg, &fimd_ctrl->dp_mie_clkcon);
58}
59
Donghwa Lee6d4339f2012-04-05 19:36:17 +000060static void exynos_fimd_set_par(unsigned int win_id)
61{
62 unsigned int cfg = 0;
Donghwa Lee6d4339f2012-04-05 19:36:17 +000063
64 /* set window control */
65 cfg = readl((unsigned int)&fimd_ctrl->wincon0 +
66 EXYNOS_WINCON(win_id));
67
68 cfg &= ~(EXYNOS_WINCON_BITSWP_ENABLE | EXYNOS_WINCON_BYTESWP_ENABLE |
69 EXYNOS_WINCON_HAWSWP_ENABLE | EXYNOS_WINCON_WSWP_ENABLE |
70 EXYNOS_WINCON_BURSTLEN_MASK | EXYNOS_WINCON_BPPMODE_MASK |
71 EXYNOS_WINCON_INRGB_MASK | EXYNOS_WINCON_DATAPATH_MASK);
72
73 /* DATAPATH is DMA */
74 cfg |= EXYNOS_WINCON_DATAPATH_DMA;
75
Przemyslaw Marczakf831b3f2014-01-22 11:24:15 +010076 cfg |= EXYNOS_WINCON_HAWSWP_ENABLE;
Donghwa Lee6d4339f2012-04-05 19:36:17 +000077
78 /* dma burst is 16 */
79 cfg |= EXYNOS_WINCON_BURSTLEN_16WORD;
80
Przemyslaw Marczakf831b3f2014-01-22 11:24:15 +010081 switch (pvid->vl_bpix) {
82 case 4:
Ajay Kumar61b59e22013-01-08 20:42:25 +000083 cfg |= EXYNOS_WINCON_BPPMODE_16BPP_565;
Przemyslaw Marczakf831b3f2014-01-22 11:24:15 +010084 break;
85 default:
86 cfg |= EXYNOS_WINCON_BPPMODE_24BPP_888;
87 break;
88 }
Donghwa Lee6d4339f2012-04-05 19:36:17 +000089
90 writel(cfg, (unsigned int)&fimd_ctrl->wincon0 +
91 EXYNOS_WINCON(win_id));
92
93 /* set window position to x=0, y=0*/
94 cfg = EXYNOS_VIDOSD_LEFT_X(0) | EXYNOS_VIDOSD_TOP_Y(0);
95 writel(cfg, (unsigned int)&fimd_ctrl->vidosd0a +
96 EXYNOS_VIDOSD(win_id));
97
98 cfg = EXYNOS_VIDOSD_RIGHT_X(pvid->vl_col - 1) |
Donghwa Leeee93dcf2012-07-26 15:30:49 +000099 EXYNOS_VIDOSD_BOTTOM_Y(pvid->vl_row - 1) |
100 EXYNOS_VIDOSD_RIGHT_X_E(1) |
101 EXYNOS_VIDOSD_BOTTOM_Y_E(0);
102
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000103 writel(cfg, (unsigned int)&fimd_ctrl->vidosd0b +
104 EXYNOS_VIDOSD(win_id));
105
106 /* set window size for window0*/
107 cfg = EXYNOS_VIDOSD_SIZE(pvid->vl_col * pvid->vl_row);
108 writel(cfg, (unsigned int)&fimd_ctrl->vidosd0c +
109 EXYNOS_VIDOSD(win_id));
110}
111
112static void exynos_fimd_set_buffer_address(unsigned int win_id)
113{
114 unsigned long start_addr, end_addr;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000115
116 start_addr = (unsigned long)lcd_base_addr;
Donghwa Leef78095e2012-04-23 15:37:05 +0000117 end_addr = start_addr + ((pvid->vl_col * (NBITS(pvid->vl_bpix) / 8)) *
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000118 pvid->vl_row);
119
120 writel(start_addr, (unsigned int)&fimd_ctrl->vidw00add0b0 +
121 EXYNOS_BUFFER_OFFSET(win_id));
122 writel(end_addr, (unsigned int)&fimd_ctrl->vidw00add1b0 +
123 EXYNOS_BUFFER_OFFSET(win_id));
124}
125
126static void exynos_fimd_set_clock(vidinfo_t *pvid)
127{
128 unsigned int cfg = 0, div = 0, remainder, remainder_div;
129 unsigned long pixel_clock;
130 unsigned long long src_clock;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000131
132 if (pvid->dual_lcd_enabled) {
133 pixel_clock = pvid->vl_freq *
134 (pvid->vl_hspw + pvid->vl_hfpd +
135 pvid->vl_hbpd + pvid->vl_col / 2) *
136 (pvid->vl_vspw + pvid->vl_vfpd +
137 pvid->vl_vbpd + pvid->vl_row);
138 } else if (pvid->interface_mode == FIMD_CPU_INTERFACE) {
139 pixel_clock = pvid->vl_freq *
140 pvid->vl_width * pvid->vl_height *
141 (pvid->cs_setup + pvid->wr_setup +
142 pvid->wr_act + pvid->wr_hold + 1);
143 } else {
144 pixel_clock = pvid->vl_freq *
145 (pvid->vl_hspw + pvid->vl_hfpd +
146 pvid->vl_hbpd + pvid->vl_col) *
147 (pvid->vl_vspw + pvid->vl_vfpd +
148 pvid->vl_vbpd + pvid->vl_row);
149 }
150
151 cfg = readl(&fimd_ctrl->vidcon0);
152 cfg &= ~(EXYNOS_VIDCON0_CLKSEL_MASK | EXYNOS_VIDCON0_CLKVALUP_MASK |
153 EXYNOS_VIDCON0_CLKVAL_F(0xFF) | EXYNOS_VIDCON0_VCLKEN_MASK |
154 EXYNOS_VIDCON0_CLKDIR_MASK);
155 cfg |= (EXYNOS_VIDCON0_CLKSEL_SCLK | EXYNOS_VIDCON0_CLKVALUP_ALWAYS |
156 EXYNOS_VIDCON0_VCLKEN_NORMAL | EXYNOS_VIDCON0_CLKDIR_DIVIDED);
157
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000158 src_clock = (unsigned long long) get_lcd_clk();
159
160 /* get quotient and remainder. */
161 remainder = do_div(src_clock, pixel_clock);
162 div = src_clock;
163
164 remainder *= 10;
165 remainder_div = remainder / pixel_clock;
166
167 /* round about one places of decimals. */
168 if (remainder_div >= 5)
169 div++;
170
171 /* in case of dual lcd mode. */
172 if (pvid->dual_lcd_enabled)
173 div--;
174
175 cfg |= EXYNOS_VIDCON0_CLKVAL_F(div - 1);
176 writel(cfg, &fimd_ctrl->vidcon0);
177}
178
179void exynos_set_trigger(void)
180{
181 unsigned int cfg = 0;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000182
183 cfg = readl(&fimd_ctrl->trigcon);
184
185 cfg |= (EXYNOS_I80SOFT_TRIG_EN | EXYNOS_I80START_TRIG);
186
187 writel(cfg, &fimd_ctrl->trigcon);
188}
189
190int exynos_is_i80_frame_done(void)
191{
192 unsigned int cfg = 0;
193 int status;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000194
195 cfg = readl(&fimd_ctrl->trigcon);
196
197 /* frame done func is valid only when TRIMODE[0] is set to 1. */
198 status = (cfg & EXYNOS_I80STATUS_TRIG_DONE) ==
199 EXYNOS_I80STATUS_TRIG_DONE;
200
201 return status;
202}
203
204static void exynos_fimd_lcd_on(void)
205{
206 unsigned int cfg = 0;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000207
208 /* display on */
209 cfg = readl(&fimd_ctrl->vidcon0);
210 cfg |= (EXYNOS_VIDCON0_ENVID_ENABLE | EXYNOS_VIDCON0_ENVID_F_ENABLE);
211 writel(cfg, &fimd_ctrl->vidcon0);
212}
213
214static void exynos_fimd_window_on(unsigned int win_id)
215{
216 unsigned int cfg = 0;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000217
218 /* enable window */
219 cfg = readl((unsigned int)&fimd_ctrl->wincon0 +
220 EXYNOS_WINCON(win_id));
221 cfg |= EXYNOS_WINCON_ENWIN_ENABLE;
222 writel(cfg, (unsigned int)&fimd_ctrl->wincon0 +
223 EXYNOS_WINCON(win_id));
224
225 cfg = readl(&fimd_ctrl->winshmap);
226 cfg |= EXYNOS_WINSHMAP_CH_ENABLE(win_id);
227 writel(cfg, &fimd_ctrl->winshmap);
228}
229
230void exynos_fimd_lcd_off(void)
231{
232 unsigned int cfg = 0;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000233
234 cfg = readl(&fimd_ctrl->vidcon0);
235 cfg &= (EXYNOS_VIDCON0_ENVID_DISABLE | EXYNOS_VIDCON0_ENVID_F_DISABLE);
236 writel(cfg, &fimd_ctrl->vidcon0);
237}
238
239void exynos_fimd_window_off(unsigned int win_id)
240{
241 unsigned int cfg = 0;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000242
243 cfg = readl((unsigned int)&fimd_ctrl->wincon0 +
244 EXYNOS_WINCON(win_id));
245 cfg &= EXYNOS_WINCON_ENWIN_DISABLE;
246 writel(cfg, (unsigned int)&fimd_ctrl->wincon0 +
247 EXYNOS_WINCON(win_id));
248
249 cfg = readl(&fimd_ctrl->winshmap);
250 cfg &= ~EXYNOS_WINSHMAP_CH_DISABLE(win_id);
251 writel(cfg, &fimd_ctrl->winshmap);
252}
253
Masahiro Yamada0f925822015-08-12 07:31:55 +0900254#if CONFIG_IS_ENABLED(OF_CONTROL)
Ajay Kumar45c480c2014-09-05 16:53:33 +0530255/*
256* The reset value for FIMD SYSMMU register MMU_CTRL is 3
257* on Exynos5420 and newer versions.
258* This means FIMD SYSMMU is on by default on Exynos5420
259* and newer versions.
260* Since in u-boot we don't use SYSMMU, we should disable
261* those FIMD SYSMMU.
262* Note that there are 2 SYSMMU for FIMD: m0 and m1.
263* m0 handles windows 0 and 4, and m1 handles windows 1, 2 and 3.
264* We disable both of them here.
265*/
266void exynos_fimd_disable_sysmmu(void)
267{
268 u32 *sysmmufimd;
269 unsigned int node;
270 int node_list[2];
271 int count;
272 int i;
273
274 count = fdtdec_find_aliases_for_id(gd->fdt_blob, "fimd",
275 COMPAT_SAMSUNG_EXYNOS_SYSMMU, node_list, 2);
276 for (i = 0; i < count; i++) {
277 node = node_list[i];
278 if (node <= 0) {
279 debug("Can't get device node for fimd sysmmu\n");
280 return;
281 }
282
283 sysmmufimd = (u32 *)fdtdec_get_addr(gd->fdt_blob, node, "reg");
284 if (!sysmmufimd) {
285 debug("Can't get base address for sysmmu fimdm0");
286 return;
287 }
288
289 writel(0x0, sysmmufimd);
290 }
291}
292#endif
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000293
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000294void exynos_fimd_lcd_init(vidinfo_t *vid)
295{
296 unsigned int cfg = 0, rgb_mode;
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000297 unsigned int offset;
Masahiro Yamada0f925822015-08-12 07:31:55 +0900298#if CONFIG_IS_ENABLED(OF_CONTROL)
Ajay Kumarc23f3152013-02-21 23:53:01 +0000299 unsigned int node;
300
301 node = fdtdec_next_compatible(gd->fdt_blob,
302 0, COMPAT_SAMSUNG_EXYNOS_FIMD);
303 if (node <= 0)
304 debug("exynos_fb: Can't get device node for fimd\n");
305
306 fimd_ctrl = (struct exynos_fb *)fdtdec_get_addr(gd->fdt_blob,
307 node, "reg");
308 if (fimd_ctrl == NULL)
309 debug("Can't get the FIMD base address\n");
Ajay Kumar45c480c2014-09-05 16:53:33 +0530310
311 if (fdtdec_get_bool(gd->fdt_blob, node, "samsung,disable-sysmmu"))
312 exynos_fimd_disable_sysmmu();
313
Ajay Kumar91695432013-04-04 10:25:19 -0400314#else
Ajay Kumar47ff6072013-02-21 23:52:59 +0000315 fimd_ctrl = (struct exynos_fb *)samsung_get_base_fimd();
Ajay Kumar91695432013-04-04 10:25:19 -0400316#endif
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000317
318 offset = exynos_fimd_get_base_offset();
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000319
320 /* store panel info to global variable */
321 pvid = vid;
322
Donghwa Lee90464972012-05-09 19:23:46 +0000323 rgb_mode = vid->rgb_mode;
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000324
325 if (vid->interface_mode == FIMD_RGB_INTERFACE) {
326 cfg |= EXYNOS_VIDCON0_VIDOUT_RGB;
327 writel(cfg, &fimd_ctrl->vidcon0);
328
329 cfg = readl(&fimd_ctrl->vidcon2);
330 cfg &= ~(EXYNOS_VIDCON2_WB_MASK |
331 EXYNOS_VIDCON2_TVFORMATSEL_MASK |
332 EXYNOS_VIDCON2_TVFORMATSEL_YUV_MASK);
333 cfg |= EXYNOS_VIDCON2_WB_DISABLE;
334 writel(cfg, &fimd_ctrl->vidcon2);
335
336 /* set polarity */
337 cfg = 0;
338 if (!pvid->vl_clkp)
339 cfg |= EXYNOS_VIDCON1_IVCLK_RISING_EDGE;
340 if (!pvid->vl_hsp)
341 cfg |= EXYNOS_VIDCON1_IHSYNC_INVERT;
342 if (!pvid->vl_vsp)
343 cfg |= EXYNOS_VIDCON1_IVSYNC_INVERT;
344 if (!pvid->vl_dp)
345 cfg |= EXYNOS_VIDCON1_IVDEN_INVERT;
346
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000347 writel(cfg, (unsigned int)&fimd_ctrl->vidcon1 + offset);
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000348
349 /* set timing */
350 cfg = EXYNOS_VIDTCON0_VFPD(pvid->vl_vfpd - 1);
351 cfg |= EXYNOS_VIDTCON0_VBPD(pvid->vl_vbpd - 1);
352 cfg |= EXYNOS_VIDTCON0_VSPW(pvid->vl_vspw - 1);
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000353 writel(cfg, (unsigned int)&fimd_ctrl->vidtcon0 + offset);
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000354
355 cfg = EXYNOS_VIDTCON1_HFPD(pvid->vl_hfpd - 1);
356 cfg |= EXYNOS_VIDTCON1_HBPD(pvid->vl_hbpd - 1);
357 cfg |= EXYNOS_VIDTCON1_HSPW(pvid->vl_hspw - 1);
358
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000359 writel(cfg, (unsigned int)&fimd_ctrl->vidtcon1 + offset);
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000360
361 /* set lcd size */
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000362 cfg = EXYNOS_VIDTCON2_HOZVAL(pvid->vl_col - 1) |
363 EXYNOS_VIDTCON2_LINEVAL(pvid->vl_row - 1) |
364 EXYNOS_VIDTCON2_HOZVAL_E(pvid->vl_col - 1) |
365 EXYNOS_VIDTCON2_LINEVAL_E(pvid->vl_row - 1);
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000366
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000367 writel(cfg, (unsigned int)&fimd_ctrl->vidtcon2 + offset);
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000368 }
369
370 /* set display mode */
371 cfg = readl(&fimd_ctrl->vidcon0);
372 cfg &= ~EXYNOS_VIDCON0_PNRMODE_MASK;
373 cfg |= (rgb_mode << EXYNOS_VIDCON0_PNRMODE_SHIFT);
374 writel(cfg, &fimd_ctrl->vidcon0);
375
376 /* set par */
377 exynos_fimd_set_par(pvid->win_id);
378
379 /* set memory address */
380 exynos_fimd_set_buffer_address(pvid->win_id);
381
382 /* set buffer size */
Donghwa Leeee93dcf2012-07-26 15:30:49 +0000383 cfg = EXYNOS_VIDADDR_PAGEWIDTH(pvid->vl_col * NBITS(pvid->vl_bpix) / 8) |
384 EXYNOS_VIDADDR_PAGEWIDTH_E(pvid->vl_col * NBITS(pvid->vl_bpix) / 8) |
385 EXYNOS_VIDADDR_OFFSIZE(0) |
386 EXYNOS_VIDADDR_OFFSIZE_E(0);
387
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000388 writel(cfg, (unsigned int)&fimd_ctrl->vidw00add2 +
389 EXYNOS_BUFFER_SIZE(pvid->win_id));
390
391 /* set clock */
392 exynos_fimd_set_clock(pvid);
393
394 /* set rgb mode to dual lcd. */
395 exynos_fimd_set_dualrgb(pvid->dual_lcd_enabled);
396
397 /* display on */
398 exynos_fimd_lcd_on();
399
400 /* window on */
401 exynos_fimd_window_on(pvid->win_id);
Donghwa Leea29c8322012-07-02 01:16:08 +0000402
403 exynos_fimd_set_dp_clkcon(pvid->dp_enabled);
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000404}
405
406unsigned long exynos_fimd_calc_fbsize(void)
407{
Donghwa Leef78095e2012-04-23 15:37:05 +0000408 return pvid->vl_col * pvid->vl_row * (NBITS(pvid->vl_bpix) / 8);
Donghwa Lee6d4339f2012-04-05 19:36:17 +0000409}