blob: 434fed58bfe577e7a42e735a33b817a40e02b310 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Wolfgang Denk74f43042005-09-25 01:48:28 +02002/*
3 * (C) Copyright 2002
4 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
5 * Marius Groeger <mgroeger@sysgo.de>
6 *
7 * (C) Copyright 2002
Detlev Zundel792a09e2009-05-13 10:54:10 +02008 * Gary Jennejohn, DENX Software Engineering, <garyj@denx.de>
Wolfgang Denk74f43042005-09-25 01:48:28 +02009 */
10
11/*
12 * CPU specific code
13 */
14
15#include <common.h>
16#include <command.h>
Simon Glass9edefc22019-11-14 12:57:37 -070017#include <cpu_func.h>
Jean-Christophe PLAGNIOL-VILLARD677e62f2009-04-05 13:02:43 +020018#include <asm/system.h>
Albert ARIBAUDcd6cc342014-04-15 16:13:48 +020019#include <asm/io.h>
Wolfgang Denk74f43042005-09-25 01:48:28 +020020
Jean-Christophe PLAGNIOL-VILLARDb3acb6c2009-04-05 13:06:31 +020021static void cache_flush(void);
Wolfgang Denk74f43042005-09-25 01:48:28 +020022
Wolfgang Denk74f43042005-09-25 01:48:28 +020023int cleanup_before_linux (void)
24{
25 /*
26 * this function is called just before we call linux
27 * it prepares the processor for linux
28 *
29 * we turn off caches etc ...
30 */
31
Wolfgang Denk74f43042005-09-25 01:48:28 +020032 disable_interrupts ();
33
Wolfgang Denkfe7eb5d2005-09-25 02:00:47 +020034 /* ARM926E-S needs the protection unit enabled for the icache to have
35 * been enabled - left for possible later use
Wolfgang Denk74f43042005-09-25 01:48:28 +020036 * should turn off the protection unit as well....
Wolfgang Denkfe7eb5d2005-09-25 02:00:47 +020037 */
Wolfgang Denk74f43042005-09-25 01:48:28 +020038 /* turn off I/D-cache */
Jean-Christophe PLAGNIOL-VILLARDb3acb6c2009-04-05 13:06:31 +020039 icache_disable();
40 dcache_disable();
Wolfgang Denk74f43042005-09-25 01:48:28 +020041 /* flush I/D-cache */
Jean-Christophe PLAGNIOL-VILLARDb3acb6c2009-04-05 13:06:31 +020042 cache_flush();
43
44 return 0;
Wolfgang Denk74f43042005-09-25 01:48:28 +020045}
46
Jean-Christophe PLAGNIOL-VILLARDb3acb6c2009-04-05 13:06:31 +020047/* flush I/D-cache */
48static void cache_flush (void)
Wolfgang Denk74f43042005-09-25 01:48:28 +020049{
Jean-Christophe PLAGNIOL-VILLARDb3acb6c2009-04-05 13:06:31 +020050 unsigned long i = 0;
Wolfgang Denk74f43042005-09-25 01:48:28 +020051
Jean-Christophe PLAGNIOL-VILLARDb3acb6c2009-04-05 13:06:31 +020052 asm ("mcr p15, 0, %0, c7, c5, 0": :"r" (i));
53 asm ("mcr p15, 0, %0, c7, c6, 0": :"r" (i));
Wolfgang Denk74f43042005-09-25 01:48:28 +020054}
Albert ARIBAUDcd6cc342014-04-15 16:13:48 +020055
Masahiro Yamadae7021462015-04-21 21:59:38 +090056#ifndef CONFIG_ARCH_INTEGRATOR
Albert ARIBAUDcd6cc342014-04-15 16:13:48 +020057
58__attribute__((noreturn)) void reset_cpu(ulong addr __attribute__((unused)))
59{
60 writew(0x0, 0xfffece10);
61 writew(0x8, 0xfffece10);
62 for (;;)
63 ;
64}
65
Masahiro Yamadae7021462015-04-21 21:59:38 +090066#endif /* #ifdef CONFIG_ARCH_INTEGRATOR */