blob: bd2eaa9fdaa7d03f4c68adefb3d6bb8d2ed72bd7 [file] [log] [blame]
Daniel Hellstromab68f922008-03-28 10:20:43 +01001/* Configuration header file for LEON2 GRSIM.
2 *
3 * (C) Copyright 2003-2005
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
6 * (C) Copyright 2007
7 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
8 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02009 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstromab68f922008-03-28 10:20:43 +010010 */
11
12#ifndef __CONFIG_H__
13#define __CONFIG_H__
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 *
19 * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1.
20 *
21 * TSIM command
22 * tsim-leon -sdram 0 -ram 32000 -rom 8192 -mmu
23 *
24 */
25
Daniel Hellstromab68f922008-03-28 10:20:43 +010026#define CONFIG_GRSIM 0 /* ... not running on GRSIM */
27#define CONFIG_TSIM 1 /* ... running on TSIM */
28
29/* CPU / AMBA BUS configuration */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020030#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
Daniel Hellstromab68f922008-03-28 10:20:43 +010031
32/* Number of SPARC register windows */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020033#define CONFIG_SYS_SPARC_NWINDOWS 8
Daniel Hellstromab68f922008-03-28 10:20:43 +010034
35/*
36 * Serial console configuration
37 */
38#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020039#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstromab68f922008-03-28 10:20:43 +010040
41/* Partitions */
42#define CONFIG_DOS_PARTITION
43#define CONFIG_MAC_PARTITION
44#define CONFIG_ISO_PARTITION
45
46/*
47 * Supported commands
48 */
Daniel Hellstromab68f922008-03-28 10:20:43 +010049#define CONFIG_CMD_DIAG
Siva Durga Prasad Paladugu64e809a2014-03-14 16:35:38 +053050#define CONFIG_CMD_FPGA_LOADMK
Daniel Hellstromab68f922008-03-28 10:20:43 +010051#define CONFIG_CMD_IRQ
Daniel Hellstromab68f922008-03-28 10:20:43 +010052#define CONFIG_CMD_REGINFO
Daniel Hellstromab68f922008-03-28 10:20:43 +010053
54/*
55 * Autobooting
56 */
57#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
58
59#define CONFIG_PREBOOT "echo;" \
60 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
61 "echo"
62
63#undef CONFIG_BOOTARGS
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020064/*#define CONFIG_SYS_HUSH_PARSER 0*/
Daniel Hellstromab68f922008-03-28 10:20:43 +010065
66#define CONFIG_EXTRA_ENV_SETTINGS \
67 "netdev=eth0\0" \
68 "nfsargs=setenv bootargs root=/dev/nfs rw " \
69 "nfsroot=${serverip}:${rootpath}\0" \
70 "ramargs=setenv bootargs root=/dev/ram rw\0" \
71 "addip=setenv bootargs ${bootargs} " \
72 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
73 ":${hostname}:${netdev}:off panic=1\0" \
74 "flash_nfs=run nfsargs addip;" \
75 "bootm ${kernel_addr}\0" \
76 "flash_self=run ramargs addip;" \
77 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
78 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
79 "rootpath=/export/roofs\0" \
80 "scratch=40000000\0" \
Mike Frysinger3a2b9f22011-10-12 19:47:51 +000081 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstromab68f922008-03-28 10:20:43 +010082 "bootargs=console=ttyS0,38400" \
83 ""
84#define CONFIG_NETMASK 255.255.255.0
85#define CONFIG_GATEWAYIP 192.168.0.1
86#define CONFIG_SERVERIP 192.168.0.81
87#define CONFIG_IPADDR 192.168.0.80
Joe Hershberger8b3637c2011-10-13 13:03:47 +000088#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstromab68f922008-03-28 10:20:43 +010089#define CONFIG_HOSTNAME grxc3s1500
Joe Hershbergerb3f44c22011-10-13 13:03:48 +000090#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstromab68f922008-03-28 10:20:43 +010091
92#define CONFIG_BOOTCOMMAND "run flash_self"
93
94/* Memory MAP
95 *
96 * Flash:
97 * |--------------------------------|
98 * | 0x00000000 Text & Data & BSS | *
99 * | for Monitor | *
100 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
101 * | UNUSED / Growth | * 256kb
102 * |--------------------------------|
103 * | 0x00050000 Base custom area | *
104 * | kernel / FS | *
105 * | | * Rest of Flash
106 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
107 * | END-0x00008000 Environment | * 32kb
108 * |--------------------------------|
109 *
110 *
111 *
112 * Main Memory:
113 * |--------------------------------|
114 * | UNUSED / scratch area |
115 * | |
116 * | |
117 * | |
118 * | |
119 * |--------------------------------|
120 * | Monitor .Text / .DATA / .BSS | * 256kb
121 * | Relocated! | *
122 * |--------------------------------|
123 * | Monitor Malloc | * 128kb (contains relocated environment)
124 * |--------------------------------|
125 * | Monitor/kernel STACK | * 64kb
126 * |--------------------------------|
127 * | Page Table for MMU systems | * 2k
128 * |--------------------------------|
129 * | PROM Code accessed from Linux | * 6kb-128b
130 * |--------------------------------|
131 * | Global data (avail from kernel)| * 128b
132 * |--------------------------------|
133 *
134 */
135
136/*
137 * Flash configuration (8,16 or 32 MB)
138 * TEXT base always at 0xFFF00000
139 * ENV_ADDR always at 0xFFF40000
140 * FLASH_BASE at 0xFC000000 for 64 MB
141 * 0xFE000000 for 32 MB
142 * 0xFF000000 for 16 MB
143 * 0xFF800000 for 8 MB
144 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_NO_FLASH 1
146#define CONFIG_SYS_FLASH_BASE 0x00000000
147#define CONFIG_SYS_FLASH_SIZE 0x00800000
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200148#define CONFIG_ENV_SIZE 0x8000
Daniel Hellstromab68f922008-03-28 10:20:43 +0100149
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100151
152#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
154#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100155
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
157#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
158#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
159#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100160
161#ifdef ENABLE_FLASH_SUPPORT
162/* For use with grsim FLASH emulation extension */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100164
165#undef CONFIG_FLASH_8BIT /* Flash is 32-bit */
166
167/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200169#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_FLASH_CFI
Daniel Hellstromab68f922008-03-28 10:20:43 +0100171#endif
172
173/*
174 * Environment settings
175 */
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200176#define CONFIG_ENV_IS_NOWHERE 1
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200177/*#define CONFIG_ENV_IS_IN_FLASH*/
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200178/*#define CONFIG_ENV_SIZE 0x8000*/
179#define CONFIG_ENV_SECT_SIZE 0x40000
Daniel Hellstromab68f922008-03-28 10:20:43 +0100180#define CONFIG_ENV_OVERWRITE 1
181
182/*
183 * Memory map
184 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200185#define CONFIG_SYS_SDRAM_BASE 0x40000000
186#define CONFIG_SYS_SDRAM_SIZE 0x00800000
187#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100188
189/* no SRAM available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200190#undef CONFIG_SYS_SRAM_BASE
191#undef CONFIG_SYS_SRAM_SIZE
Daniel Hellstromab68f922008-03-28 10:20:43 +0100192
193
194/* Always Run U-Boot from SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200195#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
196#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
197#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstromab68f922008-03-28 10:20:43 +0100198
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200199#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100200
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200201#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200202#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100203
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
205#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100206
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200207#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
209# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstromab68f922008-03-28 10:20:43 +0100210#endif
211
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
213#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
214#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100215
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
217#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100218
219/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
221#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100222
223/* make un relocated address from relocated address */
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200224#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstromab68f922008-03-28 10:20:43 +0100225
226/*
227 * Ethernet configuration
228 */
229/*#define CONFIG_GRETH 1*/
Daniel Hellstromab68f922008-03-28 10:20:43 +0100230
Daniel Hellstromab68f922008-03-28 10:20:43 +0100231/*
232 * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s
233 */
234/* #define CONFIG_GRETH_10MBIT 1 */
235#define CONFIG_PHY_ADDR 0x00
236
237/*
238 * Miscellaneous configurable options
239 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100241#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200242#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100243#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200244#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100245#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
247#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
248#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100249
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200250#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
251#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100252
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstromab68f922008-03-28 10:20:43 +0100254
Daniel Hellstromab68f922008-03-28 10:20:43 +0100255/***** Gaisler GRLIB IP-Cores Config ********/
256
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200257#define CONFIG_SYS_GRLIB_SDRAM 0
258#define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11))
Daniel Hellstromab68f922008-03-28 10:20:43 +0100259#if CONFIG_GRSIM
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_GRLIB_MEMCFG2 0x82206000
Daniel Hellstromab68f922008-03-28 10:20:43 +0100261#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200262#define CONFIG_SYS_GRLIB_MEMCFG2 0x00001820
Daniel Hellstromab68f922008-03-28 10:20:43 +0100263#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_GRLIB_MEMCFG3 0x00136000
Daniel Hellstromab68f922008-03-28 10:20:43 +0100265
266/*** LEON2 UART 1 ***/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200267#define CONFIG_SYS_LEON2_UART1_SCALER \
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -0700268 ((((CONFIG_SYS_CLK_FREQ*10)/(CONFIG_BAUDRATE*8))-5)/10)
269
Daniel Hellstromab68f922008-03-28 10:20:43 +0100270/* UART1 Define to 1 or 0 */
271#define LEON2_UART1_LOOPBACK_ENABLE 0
272#define LEON2_UART1_FLOWCTRL_ENABLE 0
273#define LEON2_UART1_PARITY_ENABLE 0
274#define LEON2_UART1_ODDPAR_ENABLE 0
275
276/*** LEON2 UART 2 ***/
277
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200278#define CONFIG_SYS_LEON2_UART2_SCALER \
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -0700279 ((((CONFIG_SYS_CLK_FREQ*10)/(CONFIG_BAUDRATE*8))-5)/10)
Daniel Hellstromab68f922008-03-28 10:20:43 +0100280
281/* UART2 Define to 1 or 0 */
282#define LEON2_UART2_LOOPBACK_ENABLE 0
283#define LEON2_UART2_FLOWCTRL_ENABLE 0
284#define LEON2_UART2_PARITY_ENABLE 0
285#define LEON2_UART2_ODDPAR_ENABLE 0
286
287#define LEON_CONSOLE_UART1 1
288#define LEON_CONSOLE_UART2 2
289
290/* Use UART2 as console */
291#define LEON2_CONSOLE_SELECT LEON_CONSOLE_UART1
292
293/* LEON2 I/O Port */
294/*#define LEON2_IO_PORT_DIR 0x0000aa00*/
295
296/* default kernel command line */
297#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
298
299#define CONFIG_IDENT_STRING "Gaisler GRSIM LEON2"
300
301#endif /* __CONFIG_H */