blob: 14985f859d879e9a78b037bc13a4f6b832bd4b1f [file] [log] [blame]
Soeren Moch05d492a2014-11-03 13:57:01 +01001/*
2 * Copyright (C) 2014 Soeren Moch <smoch@web.de>
3 *
4 * Configuration settings for the TBS2910 MatrixARM board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __TBS2910_CONFIG_H
10#define __TBS2910_CONFIG_H
11
12#include "mx6_common.h"
Soeren Moch05d492a2014-11-03 13:57:01 +010013
14/* General configuration */
Soeren Moch05d492a2014-11-03 13:57:01 +010015#define CONFIG_SYS_THUMB_BUILD
16
17#define CONFIG_MACH_TYPE 3980
18
Soeren Moch05d492a2014-11-03 13:57:01 +010019#define CONFIG_BOARD_EARLY_INIT_F
Soeren Moch05d492a2014-11-03 13:57:01 +010020
Soeren Moch05d492a2014-11-03 13:57:01 +010021#define CONFIG_SYS_PROMPT "Matrix U-Boot> "
Soeren Moch05d492a2014-11-03 13:57:01 +010022#define CONFIG_SYS_HZ 1000
23
Soeren Mochfbd18aa2015-05-29 20:32:41 +020024#define CONFIG_IMX6_THERMAL
25
Soeren Moch05d492a2014-11-03 13:57:01 +010026/* Physical Memory Map */
27#define CONFIG_NR_DRAM_BANKS 1
28#define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
29
30#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
31#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
32#define CONFIG_SYS_INIT_SP_OFFSET \
33 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
34#define CONFIG_SYS_INIT_SP_ADDR \
35 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
36
37#define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
38
39#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
40#define CONFIG_SYS_MEMTEST_END \
41 (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
42
Soeren Moch05d492a2014-11-03 13:57:01 +010043#define CONFIG_SYS_BOOTMAPSZ 0x6C000000
Soeren Moch05d492a2014-11-03 13:57:01 +010044
45/* Serial console */
46#define CONFIG_MXC_UART
47#define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */
48#define CONFIG_BAUDRATE 115200
49
50#define CONFIG_SYS_CONSOLE_IS_IN_ENV
51#define CONFIG_CONSOLE_MUX
52#define CONFIG_CONS_INDEX 1
53
Soeren Mochb31fb4b2015-05-29 20:32:42 +020054#define CONFIG_PRE_CONSOLE_BUFFER
55#define CONFIG_PRE_CON_BUF_SZ 4096
56#define CONFIG_PRE_CON_BUF_ADDR 0x7C000000
57
Soeren Moch05d492a2014-11-03 13:57:01 +010058/* *** Command definition *** */
Soeren Moch05d492a2014-11-03 13:57:01 +010059#define CONFIG_CMD_BMODE
Soeren Moch05d492a2014-11-03 13:57:01 +010060#define CONFIG_CMD_MEMTEST
61#define CONFIG_CMD_TIME
62
63/* Filesystems / image support */
Soeren Moch05d492a2014-11-03 13:57:01 +010064#define CONFIG_EFI_PARTITION
Soeren Moch05d492a2014-11-03 13:57:01 +010065#define CONFIG_FIT
66
67/* MMC */
Soeren Moch05d492a2014-11-03 13:57:01 +010068#define CONFIG_SYS_FSL_USDHC_NUM 3
69#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
Soeren Moch9927d602015-05-05 23:09:21 +020070#define CONFIG_SUPPORT_EMMC_BOOT
Soeren Moch05d492a2014-11-03 13:57:01 +010071
72/* Ethernet */
73#define CONFIG_FEC_MXC
74#define CONFIG_CMD_PING
75#define CONFIG_CMD_DHCP
76#define CONFIG_CMD_MII
Soeren Moch05d492a2014-11-03 13:57:01 +010077#define CONFIG_FEC_MXC
78#define CONFIG_MII
79#define IMX_FEC_BASE ENET_BASE_ADDR
80#define CONFIG_FEC_XCV_TYPE RGMII
81#define CONFIG_ETHPRIME "FEC"
82#define CONFIG_FEC_MXC_PHYADDR 4
83#define CONFIG_PHYLIB
84#define CONFIG_PHY_ATHEROS
85
86/* Framebuffer */
87#define CONFIG_VIDEO
88#ifdef CONFIG_VIDEO
89#define CONFIG_VIDEO_IPUV3
90#define CONFIG_IPUV3_CLK 260000000
91#define CONFIG_CFB_CONSOLE
92#define CONFIG_CFB_CONSOLE_ANSI
93#define CONFIG_VIDEO_SW_CURSOR
94#define CONFIG_VGA_AS_SINGLE_DEVICE
95#define CONFIG_VIDEO_BMP_RLE8
96#define CONFIG_IMX_HDMI
97#define CONFIG_IMX_VIDEO_SKIP
98#define CONFIG_CMD_HDMIDETECT
99#endif
100
101/* PCI */
102#define CONFIG_CMD_PCI
103#ifdef CONFIG_CMD_PCI
104#define CONFIG_PCI
105#define CONFIG_PCI_PNP
106#define CONFIG_PCI_SCAN_SHOW
107#define CONFIG_PCIE_IMX
108#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
109#endif
110
111/* SATA */
112#define CONFIG_CMD_SATA
113#ifdef CONFIG_CMD_SATA
114#define CONFIG_DWC_AHSATA
115#define CONFIG_SYS_SATA_MAX_DEVICE 1
116#define CONFIG_DWC_AHSATA_PORT_ID 0
117#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
118#define CONFIG_LBA48
119#define CONFIG_LIBATA
120#endif
121
122/* USB */
123#define CONFIG_CMD_USB
124#ifdef CONFIG_CMD_USB
125#define CONFIG_USB_EHCI
126#define CONFIG_USB_EHCI_MX6
127#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
Soeren Mochd8962762015-05-05 23:09:18 +0200128#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Soeren Moch05d492a2014-11-03 13:57:01 +0100129#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
130#define CONFIG_USB_STORAGE
Soeren Moch6628aa52015-02-26 19:50:02 +0100131#define CONFIG_CMD_USB_MASS_STORAGE
132#ifdef CONFIG_CMD_USB_MASS_STORAGE
133#define CONFIG_CI_UDC
134#define CONFIG_USBD_HS
135#define CONFIG_USB_GADGET
Paul Kocialkowski01acd6a2015-06-12 19:56:58 +0200136#define CONFIG_USB_FUNCTION_MASS_STORAGE
Soeren Moch6628aa52015-02-26 19:50:02 +0100137#define CONFIG_USB_GADGET_DUALSPEED
138#define CONFIG_USB_GADGET_VBUS_DRAW 0
Paul Kocialkowski01acd6a2015-06-12 19:56:58 +0200139#define CONFIG_USB_GADGET_DOWNLOAD
Soeren Moch6628aa52015-02-26 19:50:02 +0100140#define CONFIG_G_DNL_VENDOR_NUM 0x0525
141#define CONFIG_G_DNL_PRODUCT_NUM 0xa4a5
142#define CONFIG_G_DNL_MANUFACTURER "TBS"
143#endif /* CONFIG_CMD_USB_MASS_STORAGE */
Soeren Moch05d492a2014-11-03 13:57:01 +0100144#define CONFIG_USB_KEYBOARD
145#ifdef CONFIG_USB_KEYBOARD
Soeren Mochdaa12e32014-11-27 21:21:44 +0100146#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
Soeren Moch05d492a2014-11-03 13:57:01 +0100147#define CONFIG_SYS_STDIO_DEREGISTER
Soeren Moch54ca1832015-05-05 23:09:19 +0200148#define CONFIG_PREBOOT \
149 "if hdmidet; then " \
150 "usb start; " \
151 "run set_con_usb_hdmi; " \
152 "else " \
153 "run set_con_serial; " \
154 "fi;"
Soeren Moch05d492a2014-11-03 13:57:01 +0100155#endif /* CONFIG_USB_KEYBOARD */
156#endif /* CONFIG_CMD_USB */
157
158/* RTC */
159#define CONFIG_CMD_DATE
160#ifdef CONFIG_CMD_DATE
161#define CONFIG_CMD_I2C
162#define CONFIG_RTC_DS1307
163#define CONFIG_SYS_RTC_BUS_NUM 2
164#endif
165
166/* I2C */
167#define CONFIG_CMD_I2C
168#ifdef CONFIG_CMD_I2C
169#define CONFIG_SYS_I2C
170#define CONFIG_SYS_I2C_MXC
York Sunf8cb1012015-03-20 10:20:40 -0700171#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Soeren Moch05d492a2014-11-03 13:57:01 +0100172#define CONFIG_SYS_I2C_SPEED 100000
173#define CONFIG_I2C_EDID
174#endif
175
Peter Robinson056845c2015-05-22 17:30:45 +0100176/* Environment organization */
Soeren Moch05d492a2014-11-03 13:57:01 +0100177#define CONFIG_ENV_IS_IN_MMC
178#define CONFIG_SYS_MMC_ENV_DEV 2
179#define CONFIG_SYS_MMC_ENV_PART 1
180#define CONFIG_ENV_SIZE (8 * 1024)
181#define CONFIG_ENV_OFFSET (384 * 1024)
182#define CONFIG_ENV_OVERWRITE
183
184#define CONFIG_EXTRA_ENV_SETTINGS \
185 "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
186 "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
187 "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
188 "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
189 "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
190 "${bootargs_mmc3}\0" \
191 "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
192 "rdinit=/sbin/init enable_wait_mode=off\0" \
193 "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
194 "mmc read 0x10800000 0x800 0x4000; bootm\0" \
195 "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
196 "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
197 "run bootargs_upd; " \
198 "bootm 0x10800000 0x10d00000\0" \
199 "console=ttymxc0\0" \
200 "fan=gpio set 92\0" \
Soeren Moch54ca1832015-05-05 23:09:19 +0200201 "set_con_serial=setenv stdin serial; " \
202 "setenv stdout serial; " \
203 "setenv stderr serial;\0" \
204 "set_con_usb_hdmi=setenv stdin serial,usbkbd; " \
205 "setenv stdout serial,vga; " \
206 "setenv stderr serial,vga;\0"
Soeren Moch05d492a2014-11-03 13:57:01 +0100207
208#define CONFIG_BOOTCOMMAND \
209 "mmc rescan; " \
210 "if run bootcmd_up1; then " \
211 "run bootcmd_up2; " \
212 "else " \
213 "run bootcmd_mmc; " \
214 "fi"
215
216#endif /* __TBS2910_CONFIG_H * */