blob: 864a63f0debc5d1d40a567e47fcc9f2daf18e9bf [file] [log] [blame]
Vikas Manocha9fa32b12014-11-18 10:42:22 -08001/*
2 * (C) Copyright 2014
3 * Vikas Manocha, STMicroelectronics, <vikas.manocha@st.com>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __CONFIG_STV0991_H
9#define __CONFIG_STV0991_H
10
11#define CONFIG_SYS_DCACHE_OFF
12#define CONFIG_SYS_ICACHE_OFF
13#define CONFIG_SYS_EXCEPTION_VECTORS_HIGH
14#define CONFIG_BOARD_EARLY_INIT_F
15#define CONFIG_SYS_CORTEX_R4
16
17#define CONFIG_SYS_GENERIC_BOARD
18#define CONFIG_SYS_NO_FLASH
19
20/* ram memory-related information */
21#define CONFIG_NR_DRAM_BANKS 1
22#define PHYS_SDRAM_1 0x00000000
23#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
24#define PHYS_SDRAM_1_SIZE 0x00198000
25
26#define CONFIG_ENV_SIZE 0x10000
27#define CONFIG_ENV_IS_IN_FLASH
28#define CONFIG_ENV_ADDR \
29 (PHYS_SDRAM_1_SIZE - CONFIG_ENV_SIZE)
30#define CONFIG_SYS_MAXARGS 16
31#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 16 * 1024)
32
33/* serial port (PL011) configuration */
34#define CONFIG_SYS_SERIAL0 0x80406000
35#define CONFIG_PL011_SERIAL
36#define CONFIG_CONS_INDEX 0
37#define CONFIG_BAUDRATE 115200
38#define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0}
39#define CONFIG_PL011_CLOCK (2700 * 1000)
40
41/* user interface */
42#define CONFIG_SYS_PROMPT "STV0991> "
43#define CONFIG_SYS_CBSIZE 256/* Console I/O Buffer Size */
44#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \
45 +sizeof(CONFIG_SYS_PROMPT) + 16)
46
47/* MISC */
48#define CONFIG_SYS_LOAD_ADDR 0x00000000
49#define CONFIG_SYS_INIT_RAM_SIZE 0x2000
50#define CONFIG_SYS_INIT_RAM_ADDR 0x00190000
51#define CONFIG_SYS_INIT_SP_OFFSET \
52 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
53/* U-boot Load Address */
54#define CONFIG_SYS_TEXT_BASE 0x00010000
55#define CONFIG_SYS_INIT_SP_ADDR \
56 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
57
58#endif /* __CONFIG_H */