blob: 0f230346908f59d172705a4e6fb2c9feb2181e6d [file] [log] [blame]
Soeren Moch05d492a2014-11-03 13:57:01 +01001/*
2 * Copyright (C) 2014 Soeren Moch <smoch@web.de>
3 *
4 * Configuration settings for the TBS2910 MatrixARM board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __TBS2910_CONFIG_H
10#define __TBS2910_CONFIG_H
11
12#include "mx6_common.h"
Soeren Moch05d492a2014-11-03 13:57:01 +010013
14/* General configuration */
Soeren Moch05d492a2014-11-03 13:57:01 +010015#define CONFIG_SYS_THUMB_BUILD
16
17#define CONFIG_MACH_TYPE 3980
18
Soeren Moch05d492a2014-11-03 13:57:01 +010019#define CONFIG_BOARD_EARLY_INIT_F
Soeren Moch05d492a2014-11-03 13:57:01 +010020
Soeren Moch05d492a2014-11-03 13:57:01 +010021#define CONFIG_SYS_HZ 1000
22
Adrian Alonso1368f992015-09-02 13:54:13 -050023#define CONFIG_IMX_THERMAL
Soeren Mochfbd18aa2015-05-29 20:32:41 +020024
Soeren Moch05d492a2014-11-03 13:57:01 +010025/* Physical Memory Map */
26#define CONFIG_NR_DRAM_BANKS 1
27#define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
28
29#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
30#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
31#define CONFIG_SYS_INIT_SP_OFFSET \
32 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
33#define CONFIG_SYS_INIT_SP_ADDR \
34 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
35
36#define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
37
38#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
39#define CONFIG_SYS_MEMTEST_END \
40 (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
41
Soeren Moch05d492a2014-11-03 13:57:01 +010042#define CONFIG_SYS_BOOTMAPSZ 0x6C000000
Soeren Moch05d492a2014-11-03 13:57:01 +010043
44/* Serial console */
45#define CONFIG_MXC_UART
46#define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */
47#define CONFIG_BAUDRATE 115200
48
49#define CONFIG_SYS_CONSOLE_IS_IN_ENV
50#define CONFIG_CONSOLE_MUX
51#define CONFIG_CONS_INDEX 1
52
Soeren Mochb31fb4b2015-05-29 20:32:42 +020053#define CONFIG_PRE_CONSOLE_BUFFER
54#define CONFIG_PRE_CON_BUF_SZ 4096
55#define CONFIG_PRE_CON_BUF_ADDR 0x7C000000
56
Soeren Moch05d492a2014-11-03 13:57:01 +010057/* *** Command definition *** */
Soeren Moch05d492a2014-11-03 13:57:01 +010058#define CONFIG_CMD_BMODE
Soeren Moch05d492a2014-11-03 13:57:01 +010059#define CONFIG_CMD_MEMTEST
60#define CONFIG_CMD_TIME
61
62/* Filesystems / image support */
Soeren Moch05d492a2014-11-03 13:57:01 +010063#define CONFIG_EFI_PARTITION
Soeren Moch05d492a2014-11-03 13:57:01 +010064#define CONFIG_FIT
65
66/* MMC */
Soeren Moch05d492a2014-11-03 13:57:01 +010067#define CONFIG_SYS_FSL_USDHC_NUM 3
68#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
Soeren Moch9927d602015-05-05 23:09:21 +020069#define CONFIG_SUPPORT_EMMC_BOOT
Soeren Moch05d492a2014-11-03 13:57:01 +010070
71/* Ethernet */
72#define CONFIG_FEC_MXC
73#define CONFIG_CMD_PING
74#define CONFIG_CMD_DHCP
75#define CONFIG_CMD_MII
Soeren Moch05d492a2014-11-03 13:57:01 +010076#define CONFIG_FEC_MXC
77#define CONFIG_MII
78#define IMX_FEC_BASE ENET_BASE_ADDR
79#define CONFIG_FEC_XCV_TYPE RGMII
80#define CONFIG_ETHPRIME "FEC"
81#define CONFIG_FEC_MXC_PHYADDR 4
82#define CONFIG_PHYLIB
83#define CONFIG_PHY_ATHEROS
84
85/* Framebuffer */
86#define CONFIG_VIDEO
87#ifdef CONFIG_VIDEO
88#define CONFIG_VIDEO_IPUV3
89#define CONFIG_IPUV3_CLK 260000000
90#define CONFIG_CFB_CONSOLE
91#define CONFIG_CFB_CONSOLE_ANSI
92#define CONFIG_VIDEO_SW_CURSOR
93#define CONFIG_VGA_AS_SINGLE_DEVICE
94#define CONFIG_VIDEO_BMP_RLE8
95#define CONFIG_IMX_HDMI
96#define CONFIG_IMX_VIDEO_SKIP
97#define CONFIG_CMD_HDMIDETECT
98#endif
99
100/* PCI */
101#define CONFIG_CMD_PCI
102#ifdef CONFIG_CMD_PCI
103#define CONFIG_PCI
104#define CONFIG_PCI_PNP
105#define CONFIG_PCI_SCAN_SHOW
106#define CONFIG_PCIE_IMX
107#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
108#endif
109
110/* SATA */
111#define CONFIG_CMD_SATA
112#ifdef CONFIG_CMD_SATA
113#define CONFIG_DWC_AHSATA
114#define CONFIG_SYS_SATA_MAX_DEVICE 1
115#define CONFIG_DWC_AHSATA_PORT_ID 0
116#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
117#define CONFIG_LBA48
118#define CONFIG_LIBATA
119#endif
120
121/* USB */
122#define CONFIG_CMD_USB
123#ifdef CONFIG_CMD_USB
124#define CONFIG_USB_EHCI
125#define CONFIG_USB_EHCI_MX6
126#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
Soeren Mochd8962762015-05-05 23:09:18 +0200127#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Soeren Moch05d492a2014-11-03 13:57:01 +0100128#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
129#define CONFIG_USB_STORAGE
Soeren Moch6628aa52015-02-26 19:50:02 +0100130#define CONFIG_CMD_USB_MASS_STORAGE
131#ifdef CONFIG_CMD_USB_MASS_STORAGE
132#define CONFIG_CI_UDC
133#define CONFIG_USBD_HS
134#define CONFIG_USB_GADGET
Paul Kocialkowski01acd6a2015-06-12 19:56:58 +0200135#define CONFIG_USB_FUNCTION_MASS_STORAGE
Soeren Moch6628aa52015-02-26 19:50:02 +0100136#define CONFIG_USB_GADGET_DUALSPEED
137#define CONFIG_USB_GADGET_VBUS_DRAW 0
Paul Kocialkowski01acd6a2015-06-12 19:56:58 +0200138#define CONFIG_USB_GADGET_DOWNLOAD
Soeren Moch6628aa52015-02-26 19:50:02 +0100139#define CONFIG_G_DNL_VENDOR_NUM 0x0525
140#define CONFIG_G_DNL_PRODUCT_NUM 0xa4a5
141#define CONFIG_G_DNL_MANUFACTURER "TBS"
142#endif /* CONFIG_CMD_USB_MASS_STORAGE */
Soeren Moch05d492a2014-11-03 13:57:01 +0100143#define CONFIG_USB_KEYBOARD
144#ifdef CONFIG_USB_KEYBOARD
Soeren Mochdaa12e32014-11-27 21:21:44 +0100145#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
Soeren Moch05d492a2014-11-03 13:57:01 +0100146#define CONFIG_SYS_STDIO_DEREGISTER
Soeren Moch54ca1832015-05-05 23:09:19 +0200147#define CONFIG_PREBOOT \
148 "if hdmidet; then " \
149 "usb start; " \
150 "run set_con_usb_hdmi; " \
151 "else " \
152 "run set_con_serial; " \
153 "fi;"
Soeren Moch05d492a2014-11-03 13:57:01 +0100154#endif /* CONFIG_USB_KEYBOARD */
155#endif /* CONFIG_CMD_USB */
156
157/* RTC */
158#define CONFIG_CMD_DATE
159#ifdef CONFIG_CMD_DATE
160#define CONFIG_CMD_I2C
161#define CONFIG_RTC_DS1307
162#define CONFIG_SYS_RTC_BUS_NUM 2
163#endif
164
165/* I2C */
166#define CONFIG_CMD_I2C
167#ifdef CONFIG_CMD_I2C
168#define CONFIG_SYS_I2C
169#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +0200170#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
171#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -0700172#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Soeren Moch05d492a2014-11-03 13:57:01 +0100173#define CONFIG_SYS_I2C_SPEED 100000
174#define CONFIG_I2C_EDID
175#endif
176
Peter Robinson056845c2015-05-22 17:30:45 +0100177/* Environment organization */
Soeren Moch05d492a2014-11-03 13:57:01 +0100178#define CONFIG_ENV_IS_IN_MMC
Soeren Mocha6684362016-02-04 14:41:16 +0100179#define CONFIG_SYS_MMC_ENV_DEV 2 /* overwritten on SD boot */
180#define CONFIG_SYS_MMC_ENV_PART 1 /* overwritten on SD boot */
Soeren Moch05d492a2014-11-03 13:57:01 +0100181#define CONFIG_ENV_SIZE (8 * 1024)
182#define CONFIG_ENV_OFFSET (384 * 1024)
183#define CONFIG_ENV_OVERWRITE
184
185#define CONFIG_EXTRA_ENV_SETTINGS \
186 "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
187 "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
188 "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
189 "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
190 "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
191 "${bootargs_mmc3}\0" \
192 "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
193 "rdinit=/sbin/init enable_wait_mode=off\0" \
194 "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
Soeren Mochb9a16092015-10-01 22:48:04 +0200195 "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \
Soeren Moch05d492a2014-11-03 13:57:01 +0100196 "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
197 "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
198 "run bootargs_upd; " \
199 "bootm 0x10800000 0x10d00000\0" \
200 "console=ttymxc0\0" \
201 "fan=gpio set 92\0" \
Soeren Moch54ca1832015-05-05 23:09:19 +0200202 "set_con_serial=setenv stdin serial; " \
203 "setenv stdout serial; " \
204 "setenv stderr serial;\0" \
205 "set_con_usb_hdmi=setenv stdin serial,usbkbd; " \
206 "setenv stdout serial,vga; " \
207 "setenv stderr serial,vga;\0"
Soeren Moch05d492a2014-11-03 13:57:01 +0100208
209#define CONFIG_BOOTCOMMAND \
210 "mmc rescan; " \
211 "if run bootcmd_up1; then " \
212 "run bootcmd_up2; " \
213 "else " \
214 "run bootcmd_mmc; " \
215 "fi"
216
217#endif /* __TBS2910_CONFIG_H * */