blob: 33bdba6f5df46dda66d20773e0f96d6f0a6997cb [file] [log] [blame]
Wolfgang Denk6ccec442006-10-24 14:42:37 +02001/*
2 * Copyright (C) 2005-2006 Atmel Corporation
3 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22#include <common.h>
23
24#include <asm/io.h>
25#include <asm/sdram.h>
Haavard Skinnemoend38da532008-01-23 17:20:14 +010026#include <asm/arch/clk.h>
Haavard Skinnemoendf548d32006-11-19 18:06:53 +010027#include <asm/arch/gpio.h>
Haavard Skinnemoen44453b22008-04-30 14:19:28 +020028#include <asm/arch/hmatrix.h>
Wolfgang Denk6ccec442006-10-24 14:42:37 +020029
30DECLARE_GLOBAL_DATA_PTR;
31
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020032static const struct sdram_config sdram_config = {
33#if defined(CONFIG_ATSTK1006)
34 /* Dual MT48LC16M16A2-7E (64 MB) on daughterboard */
35 .data_bits = SDRAM_DATA_32BIT,
Haavard Skinnemoen0a2e4872007-11-22 12:14:11 +010036 .row_bits = 13,
37 .col_bits = 9,
38 .bank_bits = 2,
39 .cas = 2,
40 .twr = 2,
41 .trc = 7,
42 .trp = 2,
43 .trcd = 2,
44 .tras = 4,
45 .txsr = 7,
46 /* 7.81 us */
47 .refresh_period = (781 * (SDRAMC_BUS_HZ / 1000)) / 100000,
Haavard Skinnemoen0a2e4872007-11-22 12:14:11 +010048#else
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020049 /* MT48LC2M32B2P-5 (8 MB) on motherboard */
50#ifdef CONFIG_ATSTK1004
51 .data_bits = SDRAM_DATA_16BIT,
52#else
53 .data_bits = SDRAM_DATA_32BIT,
54#endif
55#ifdef CONFIG_ATSTK1000_16MB_SDRAM
56 /* MT48LC4M32B2P-6 (16 MB) on mod'ed motherboard */
57 .row_bits = 12,
58#else
Wolfgang Denk6ccec442006-10-24 14:42:37 +020059 .row_bits = 11,
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020060#endif
Wolfgang Denk6ccec442006-10-24 14:42:37 +020061 .col_bits = 8,
62 .bank_bits = 2,
63 .cas = 3,
64 .twr = 2,
65 .trc = 7,
66 .trp = 2,
67 .trcd = 2,
68 .tras = 5,
69 .txsr = 5,
Haavard Skinnemoend38da532008-01-23 17:20:14 +010070 /* 15.6 us */
71 .refresh_period = (156 * (SDRAMC_BUS_HZ / 1000)) / 10000,
Haavard Skinnemoen0a2e4872007-11-22 12:14:11 +010072#endif
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020073};
Wolfgang Denk6ccec442006-10-24 14:42:37 +020074
Haavard Skinnemoendf548d32006-11-19 18:06:53 +010075int board_early_init_f(void)
76{
Haavard Skinnemoen44453b22008-04-30 14:19:28 +020077 /* Enable SDRAM in the EBI mux */
78 hmatrix_slave_write(EBI, SFR, HMATRIX_BIT(EBI_SDRAM_ENABLE));
Haavard Skinnemoendf548d32006-11-19 18:06:53 +010079
80 gpio_enable_ebi();
81 gpio_enable_usart1();
Haavard Skinnemoen9a24f472006-12-17 17:14:30 +010082#if defined(CONFIG_MACB)
83 gpio_enable_macb0();
84 gpio_enable_macb1();
85#endif
Haavard Skinnemoen8e687512006-12-17 18:56:46 +010086#if defined(CONFIG_MMC)
87 gpio_enable_mmci();
88#endif
Haavard Skinnemoendf548d32006-11-19 18:06:53 +010089
90 return 0;
91}
92
Haavard Skinnemoen12f099c2006-12-17 14:46:06 +010093long int initdram(int board_type)
Wolfgang Denk6ccec442006-10-24 14:42:37 +020094{
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020095 unsigned long expected_size;
96 unsigned long actual_size;
97 void *sdram_base;
98
99 sdram_base = map_physmem(EBI_SDRAM_BASE, EBI_SDRAM_SIZE, MAP_NOCACHE);
100
101 expected_size = sdram_init(sdram_base, &sdram_config);
102 actual_size = get_ram_size(sdram_base, expected_size);
103
104 unmap_physmem(sdram_base, EBI_SDRAM_SIZE);
105
106 if (expected_size != actual_size)
107 printf("Warning: Only %u of %u MiB SDRAM is working\n",
108 actual_size >> 20, expected_size >> 20);
109
110 return actual_size;
Wolfgang Denk6ccec442006-10-24 14:42:37 +0200111}
112
113void board_init_info(void)
114{
115 gd->bd->bi_phy_id[0] = 0x10;
116 gd->bd->bi_phy_id[1] = 0x11;
117}