blob: ee7d0875d22117222fe0068132b786ef2c051745 [file] [log] [blame]
Michal Simek5da048a2007-03-27 00:32:16 +02001/*
2 * (C) Copyright 2007 Michal Simek
3 *
4 * Michal SIMEK <monstr@monstr.eu>
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Michal Simek5da048a2007-03-27 00:32:16 +02007 *
Stephan Linz20637882012-02-25 00:48:33 +00008 * CAUTION: This file is a faked configuration !!!
9 * There is no real target for the microblaze-generic
10 * configuration. You have to replace this file with
11 * the generated file from your Xilinx design flow.
Michal Simek5da048a2007-03-27 00:32:16 +020012 */
Michal Simek76316a32007-03-11 13:42:58 +010013
Michal Simek330e5542008-12-19 13:25:55 +010014#define XILINX_BOARD_NAME microblaze-generic
15
Michal Simekffc50f92007-05-05 18:54:42 +020016/* Microblaze is microblaze_0 */
Michal Simek48fbd3a2007-05-07 17:11:09 +020017#define XILINX_FSL_NUMBER 3
Michal Simekffc50f92007-05-05 18:54:42 +020018
Michal Simek48fbd3a2007-05-07 17:11:09 +020019/* GPIO is LEDs_4Bit*/
20#define XILINX_GPIO_BASEADDR 0x40000000
21
22/* Flash Memory is FLASH_2Mx32 */
Michal Simek9d1d6a32007-04-21 20:53:31 +020023#define XILINX_FLASH_START 0x2c000000
Michal Simek17980492007-03-26 01:39:07 +020024#define XILINX_FLASH_SIZE 0x00800000
Michal Simek76316a32007-03-11 13:42:58 +010025
Michal Simek0f21f982013-04-22 11:23:16 +020026/* Watchdog IP is wxi_timebase_wdt_0 */
27#define XILINX_WATCHDOG_BASEADDR 0x50000000
28#define XILINX_WATCHDOG_IRQ 1