blob: e280dee9e9a5a0b09fe7f596cef3fe59a42d23c0 [file] [log] [blame]
Daniel Hellstrom823edd82008-03-28 10:06:52 +01001/* Configuration header file for LEON3 GRSIM, trying to be similar
2 * to Gaisler's GR-XC3S-1500 board.
3 *
4 * (C) Copyright 2003-2005
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * (C) Copyright 2007
8 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
9 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +020010 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstrom823edd82008-03-28 10:06:52 +010011 */
12
13#ifndef __CONFIG_H__
14#define __CONFIG_H__
15
Francois Retiefa62bba12015-10-29 00:02:48 +020016#define CONFIG_SYS_GENERIC_BOARD
17
Daniel Hellstrom823edd82008-03-28 10:06:52 +010018/*
19 * High Level Configuration Options
20 * (easy to change)
21 *
22 * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1.
23 *
Francois Retiefb6b280c2014-11-04 16:51:44 +020024 * TSIM command:
25 * $ tsim-leon3 -sdram 32768 -ram 4096 -rom 2048 -mmu -cas
Daniel Hellstrom823edd82008-03-28 10:06:52 +010026 *
Francois Retiefb6b280c2014-11-04 16:51:44 +020027 * In the evaluation version of TSIM, the -sdram/-ram/-rom arguments are
28 * hard-coded to these values and need not be specified. (see below)
29 *
30 * Get TSIM from http://www.gaisler.com/index.php/downloads/simulators
Daniel Hellstrom823edd82008-03-28 10:06:52 +010031 */
32
Daniel Hellstrom823edd82008-03-28 10:06:52 +010033#define CONFIG_GRSIM 0 /* ... not running on GRSIM */
34#define CONFIG_TSIM 1 /* ... running on TSIM */
35
36/* CPU / AMBA BUS configuration */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020037#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
Daniel Hellstrom823edd82008-03-28 10:06:52 +010038
Daniel Hellstrom823edd82008-03-28 10:06:52 +010039/*
40 * Serial console configuration
41 */
42#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstrom823edd82008-03-28 10:06:52 +010044
45/* Partitions */
46#define CONFIG_DOS_PARTITION
47#define CONFIG_MAC_PARTITION
48#define CONFIG_ISO_PARTITION
49
50/*
51 * Supported commands
52 */
Daniel Hellstrom823edd82008-03-28 10:06:52 +010053#define CONFIG_CMD_DIAG
Siva Durga Prasad Paladugu64e809a2014-03-14 16:35:38 +053054#define CONFIG_CMD_FPGA_LOADMK
Daniel Hellstrom823edd82008-03-28 10:06:52 +010055#define CONFIG_CMD_IRQ
Daniel Hellstrom823edd82008-03-28 10:06:52 +010056#define CONFIG_CMD_REGINFO
Daniel Hellstrom823edd82008-03-28 10:06:52 +010057
58/*
59 * Autobooting
60 */
61#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
62
63#define CONFIG_PREBOOT "echo;" \
64 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
65 "echo"
66
67#undef CONFIG_BOOTARGS
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020068/*#define CONFIG_SYS_HUSH_PARSER 0*/
Daniel Hellstrom823edd82008-03-28 10:06:52 +010069
70#define CONFIG_EXTRA_ENV_SETTINGS \
71 "netdev=eth0\0" \
72 "nfsargs=setenv bootargs root=/dev/nfs rw " \
73 "nfsroot=${serverip}:${rootpath}\0" \
74 "ramargs=setenv bootargs root=/dev/ram rw\0" \
75 "addip=setenv bootargs ${bootargs} " \
76 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
77 ":${hostname}:${netdev}:off panic=1\0" \
78 "flash_nfs=run nfsargs addip;" \
79 "bootm ${kernel_addr}\0" \
80 "flash_self=run ramargs addip;" \
81 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
82 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
83 "rootpath=/export/roofs\0" \
84 "scratch=40000000\0" \
Mike Frysinger3a2b9f22011-10-12 19:47:51 +000085 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstrom823edd82008-03-28 10:06:52 +010086 "bootargs=console=ttyS0,38400" \
87 ""
88#define CONFIG_NETMASK 255.255.255.0
89#define CONFIG_GATEWAYIP 192.168.0.1
90#define CONFIG_SERVERIP 192.168.0.81
91#define CONFIG_IPADDR 192.168.0.80
Joe Hershberger8b3637c2011-10-13 13:03:47 +000092#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstrom823edd82008-03-28 10:06:52 +010093#define CONFIG_HOSTNAME grxc3s1500
Joe Hershbergerb3f44c22011-10-13 13:03:48 +000094#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstrom823edd82008-03-28 10:06:52 +010095
96#define CONFIG_BOOTCOMMAND "run flash_self"
97
98/* Memory MAP
99 *
100 * Flash:
101 * |--------------------------------|
102 * | 0x00000000 Text & Data & BSS | *
103 * | for Monitor | *
104 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
105 * | UNUSED / Growth | * 256kb
106 * |--------------------------------|
107 * | 0x00050000 Base custom area | *
108 * | kernel / FS | *
109 * | | * Rest of Flash
110 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
111 * | END-0x00008000 Environment | * 32kb
112 * |--------------------------------|
113 *
114 *
115 *
116 * Main Memory:
117 * |--------------------------------|
118 * | UNUSED / scratch area |
119 * | |
120 * | |
121 * | |
122 * | |
123 * |--------------------------------|
124 * | Monitor .Text / .DATA / .BSS | * 256kb
125 * | Relocated! | *
126 * |--------------------------------|
127 * | Monitor Malloc | * 128kb (contains relocated environment)
128 * |--------------------------------|
129 * | Monitor/kernel STACK | * 64kb
130 * |--------------------------------|
131 * | Page Table for MMU systems | * 2k
132 * |--------------------------------|
133 * | PROM Code accessed from Linux | * 6kb-128b
134 * |--------------------------------|
135 * | Global data (avail from kernel)| * 128b
136 * |--------------------------------|
137 *
138 */
139
140/*
141 * Flash configuration (8,16 or 32 MB)
142 * TEXT base always at 0xFFF00000
143 * ENV_ADDR always at 0xFFF40000
144 * FLASH_BASE at 0xFC000000 for 64 MB
145 * 0xFE000000 for 32 MB
146 * 0xFF000000 for 16 MB
147 * 0xFF800000 for 8 MB
148 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149#define CONFIG_SYS_NO_FLASH 1
150#define CONFIG_SYS_FLASH_BASE 0x00000000
151#define CONFIG_SYS_FLASH_SIZE 0x00800000
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200152#define CONFIG_ENV_SIZE 0x8000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100153
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100155
156#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
158#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100159
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
161#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
162#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
163#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100164
165#ifdef ENABLE_FLASH_SUPPORT
166/* For use with grsim FLASH emulation extension */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100168
169#undef CONFIG_FLASH_8BIT /* Flash is 32-bit */
170
171/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200173#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_FLASH_CFI
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100175#endif
176
177/*
178 * Environment settings
179 */
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200180#define CONFIG_ENV_IS_NOWHERE 1
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200181/*#define CONFIG_ENV_IS_IN_FLASH*/
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200182/*#define CONFIG_ENV_SIZE 0x8000*/
183#define CONFIG_ENV_SECT_SIZE 0x40000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100184#define CONFIG_ENV_OVERWRITE 1
185
186/*
187 * Memory map
188 */
Francois Retiefb6b280c2014-11-04 16:51:44 +0200189#define CONFIG_SYS_SDRAM_BASE 0x60000000
190#define CONFIG_SYS_SDRAM_SIZE 0x02000000 /* 32MiB SDRAM */
191#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100192
Francois Retiefb6b280c2014-11-04 16:51:44 +0200193#define CONFIG_SYS_SRAM_BASE 0x40000000
194#define CONFIG_SYS_SRAM_SIZE 0x00400000 /* 4MiB SRAM */
195#define CONFIG_SYS_SRAM_END (CONFIG_SYS_SRAM_BASE + CONFIG_SYS_SRAM_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100196
197/* Always Run U-Boot from SDRAM */
Francois Retiefb6b280c2014-11-04 16:51:44 +0200198#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
199#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
200#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100201
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200202#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100203
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200204#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100206
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
208#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100209
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200210#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200211#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
212# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100213#endif
214
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200215#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
216#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
217#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100218
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
220#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100221
222/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200223#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
224#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100225
226/* make un relocated address from relocated address */
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200227#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100228
Francois Retiefb6b280c2014-11-04 16:51:44 +0200229#ifdef CONFIG_CMD_NET
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100230/*
231 * Ethernet configuration
232 */
233#define CONFIG_GRETH 1
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100234
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100235/*
236 * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s
237 */
238/* #define CONFIG_GRETH_10MBIT 1 */
239#define CONFIG_PHY_ADDR 0x00
240
Francois Retiefb6b280c2014-11-04 16:51:44 +0200241#endif /* CONFIG_CMD_NET */
242
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100243/*
244 * Miscellaneous configurable options
245 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100247#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200248#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100249#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200250#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100251#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200252#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
253#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
254#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100255
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
257#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100258
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200259#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100260
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100261/***** Gaisler GRLIB IP-Cores Config ********/
262
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200263#define CONFIG_SYS_GRLIB_SDRAM 0
Francois Retiefb6b280c2014-11-04 16:51:44 +0200264
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200265#define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11))
Daniel Hellstromcff009e2010-01-25 09:56:08 +0100266
267/* No SDRAM Configuration */
268#undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1
269
270/* LEON2 MCTRL configuration */
271#define CONFIG_SYS_GRLIB_ESA_MCTRL1
272#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x000000ff | (1<<11))
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100273#if CONFIG_GRSIM
274/* GRSIM configuration */
Daniel Hellstromcff009e2010-01-25 09:56:08 +0100275#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82206000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100276#else
277/* TSIM configuration */
Daniel Hellstromcff009e2010-01-25 09:56:08 +0100278#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x81805220
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100279#endif
Daniel Hellstromcff009e2010-01-25 09:56:08 +0100280#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x00136000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100281
Daniel Hellstromcff009e2010-01-25 09:56:08 +0100282/* GRLIB FT-MCTRL configuration */
283#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1
284#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x000000ff | (1<<11))
285#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82206000
286#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x00136000
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100287
288/* no DDR controller */
Daniel Hellstromcff009e2010-01-25 09:56:08 +0100289#undef CONFIG_SYS_GRLIB_GAISLER_DDRSPA1
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100290
291/* no DDR2 Controller */
Daniel Hellstromcff009e2010-01-25 09:56:08 +0100292#undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100293
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100294/* default kernel command line */
295#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
296
297#define CONFIG_IDENT_STRING "Gaisler GRSIM"
298
Francois Retiefb6b280c2014-11-04 16:51:44 +0200299/* TSIM command:
300 * $ ./tsim-leon3 -mmu -cas
301 *
302 * This TSIM evaluation version will expire 2015-04-02
303 *
304 *
305 * TSIM/LEON3 SPARC simulator, version 2.0.35 (evaluation version)
306 *
307 * Copyright (C) 2014, Aeroflex Gaisler - all rights reserved.
308 * This software may only be used with a valid license.
309 * For latest updates, go to http://www.gaisler.com/
310 * Comments or bug-reports to support@gaisler.com
311 *
312 * serial port A on stdin/stdout
313 * allocated 4096 K SRAM memory, in 1 bank
314 * allocated 32 M SDRAM memory, in 1 bank
315 * allocated 2048 K ROM memory
316 * icache: 1 * 4 kbytes, 16 bytes/line (4 kbytes total)
317 * dcache: 1 * 4 kbytes, 16 bytes/line (4 kbytes total)
318 * tsim> leon
319 * 0x80000000 Memory configuration register 1 0x000002ff
320 * 0x80000004 Memory configuration register 2 0x81805220
321 * 0x80000008 Memory configuration register 3 0x00000000
322 */
323
Daniel Hellstrom823edd82008-03-28 10:06:52 +0100324#endif /* __CONFIG_H */