blob: 389d6d80dd8fc6b28530509b2c458098e5743b06 [file] [log] [blame]
Jean-Christophe PLAGNIOL-VILLARD7ebafb72009-03-21 21:07:59 +01001/*
2 * (C) Copyright 2007-2008
3 * Stelian Pop <stelian.pop@leadtechdesign.com>
4 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25#include <common.h>
26#include <asm/arch/at91_common.h>
27#include <asm/arch/at91_pmc.h>
28#include <asm/arch/gpio.h>
29#include <asm/arch/io.h>
30
31void at91_spi0_hw_init(unsigned long cs_mask)
32{
33 at91_set_A_periph(AT91_PIN_PA25, 0); /* SPI0_MISO */
34 at91_set_A_periph(AT91_PIN_PA26, 0); /* SPI0_MOSI */
35 at91_set_A_periph(AT91_PIN_PA27, 0); /* SPI0_SPCK */
36
37 /* Enable clock */
38 at91_sys_write(AT91_PMC_PCER, 1 << AT91SAM9RL_ID_SPI);
39
40 if (cs_mask & (1 << 0)) {
Jean-Christophe PLAGNIOL-VILLARDa47492a2009-03-27 13:14:52 +010041 at91_set_A_periph(AT91_PIN_PA28, 1);
Jean-Christophe PLAGNIOL-VILLARD7ebafb72009-03-21 21:07:59 +010042 }
43 if (cs_mask & (1 << 1)) {
Jean-Christophe PLAGNIOL-VILLARDa47492a2009-03-27 13:14:52 +010044 at91_set_B_periph(AT91_PIN_PB7, 1);
Jean-Christophe PLAGNIOL-VILLARD7ebafb72009-03-21 21:07:59 +010045 }
46 if (cs_mask & (1 << 2)) {
Jean-Christophe PLAGNIOL-VILLARDa47492a2009-03-27 13:14:52 +010047 at91_set_A_periph(AT91_PIN_PD8, 1);
Jean-Christophe PLAGNIOL-VILLARD7ebafb72009-03-21 21:07:59 +010048 }
49 if (cs_mask & (1 << 3)) {
Jean-Christophe PLAGNIOL-VILLARDa47492a2009-03-27 13:14:52 +010050 at91_set_B_periph(AT91_PIN_PD9, 1);
51 }
52 if (cs_mask & (1 << 4)) {
53 at91_set_gpio_output(AT91_PIN_PA28, 1);
54 }
55 if (cs_mask & (1 << 5)) {
56 at91_set_gpio_output(AT91_PIN_PB7, 1);
57 }
58 if (cs_mask & (1 << 6)) {
59 at91_set_gpio_output(AT91_PIN_PD8, 1);
60 }
61 if (cs_mask & (1 << 7)) {
Jean-Christophe PLAGNIOL-VILLARD7ebafb72009-03-21 21:07:59 +010062 at91_set_gpio_output(AT91_PIN_PD9, 1);
63 }
64}