blob: 83056b6fd0cc5c2b626ee0cb18cfc04e8f4a615e [file] [log] [blame]
Haavard Skinnemoen6b443942007-04-14 17:11:49 +02001/*
2 * Copyright (C) 2006 Atmel Corporation
3 *
4 * Configuration settings for the AVR32 Network Gateway
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020027#include <asm/arch/memory-map.h>
28
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020029#define CONFIG_AVR32 1
30#define CONFIG_AT32AP 1
31#define CONFIG_AT32AP7000 1
32#define CONFIG_ATNGW100 1
33
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020034#define CONFIG_SYS_HZ 1000
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020035
36/*
37 * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
38 * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
39 * and the PBA bus to run at 1/4 the PLL frequency.
40 */
41#define CONFIG_PLL 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020042#define CONFIG_SYS_POWER_MANAGER 1
43#define CONFIG_SYS_OSC0_HZ 20000000
44#define CONFIG_SYS_PLL0_DIV 1
45#define CONFIG_SYS_PLL0_MUL 7
46#define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
47#define CONFIG_SYS_CLKDIV_CPU 0
48#define CONFIG_SYS_CLKDIV_HSB 1
49#define CONFIG_SYS_CLKDIV_PBA 2
50#define CONFIG_SYS_CLKDIV_PBB 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020051
Haavard Skinnemoen1f36f732010-08-12 13:52:54 +070052/* Reserve VM regions for SDRAM and NOR flash */
53#define CONFIG_SYS_NR_VM_REGIONS 2
54
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020055/*
56 * The PLLOPT register controls the PLL like this:
57 * icp = PLLOPT<2>
58 * ivco = PLLOPT<1:0>
59 *
60 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
61 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020062#define CONFIG_SYS_PLL0_OPT 0x04
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020063
64#define CONFIG_USART1 1
65
66/* User serviceable stuff */
67#define CONFIG_DOS_PARTITION 1
68
69#define CONFIG_CMDLINE_TAG 1
70#define CONFIG_SETUP_MEMORY_TAGS 1
71#define CONFIG_INITRD_TAG 1
72
73#define CONFIG_STACKSIZE (2048)
74
75#define CONFIG_BAUDRATE 115200
76#define CONFIG_BOOTARGS \
77 "console=ttyS0 root=/dev/mtdblock1 rootfstype=jffs2"
78#define CONFIG_BOOTCOMMAND \
79 "fsload; bootm"
80
81/*
82 * Only interrupt autoboot if <space> is pressed. Otherwise, garbage
83 * data on the serial line may interrupt the boot sequence.
84 */
85#define CONFIG_BOOTDELAY 1
86#define CONFIG_AUTOBOOT 1
87#define CONFIG_AUTOBOOT_KEYED 1
Wolfgang Denkc37207d2008-07-16 16:38:59 +020088#define CONFIG_AUTOBOOT_PROMPT \
89 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020090#define CONFIG_AUTOBOOT_DELAY_STR "d"
91#define CONFIG_AUTOBOOT_STOP_STR " "
92
93/*
94 * After booting the board for the first time, new ethernet addresses
95 * should be generated and assigned to the environment variables
96 * "ethaddr" and "eth1addr". This is normally done during production.
97 */
98#define CONFIG_OVERWRITE_ETHADDR_ONCE 1
99#define CONFIG_NET_MULTI 1
100
101/*
102 * BOOTP/DHCP options
103 */
104#define CONFIG_BOOTP_SUBNETMASK
105#define CONFIG_BOOTP_GATEWAY
106
107#define CONFIG_DOS_PARTITION 1
108
109/*
110 * Command line configuration.
111 */
112#include <config_cmd_default.h>
113
114#define CONFIG_CMD_ASKENV
115#define CONFIG_CMD_DHCP
116#define CONFIG_CMD_EXT2
117#define CONFIG_CMD_FAT
118#define CONFIG_CMD_JFFS2
119#define CONFIG_CMD_MMC
Haavard Skinnemoen5f723a32008-06-20 10:41:05 +0200120#define CONFIG_CMD_SF
121#define CONFIG_CMD_SPI
David Brownell55ac7a72008-02-22 12:54:39 -0800122
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200123#undef CONFIG_CMD_FPGA
124#undef CONFIG_CMD_SETGETDCR
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200125#undef CONFIG_CMD_SOURCE
David Brownell55ac7a72008-02-22 12:54:39 -0800126#undef CONFIG_CMD_XIMG
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200127
128#define CONFIG_ATMEL_USART 1
129#define CONFIG_MACB 1
Haavard Skinnemoenab0df362008-08-29 21:09:49 +0200130#define CONFIG_PORTMUX_PIO 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_SYS_NR_PIOS 5
132#define CONFIG_SYS_HSDRAMC 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200133#define CONFIG_MMC 1
Haavard Skinnemoend2d54ea2008-06-12 19:27:57 +0200134#define CONFIG_ATMEL_MCI 1
Haavard Skinnemoen5f723a32008-06-20 10:41:05 +0200135#define CONFIG_ATMEL_SPI 1
136
137#define CONFIG_SPI_FLASH 1
138#define CONFIG_SPI_FLASH_ATMEL 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200139
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_SYS_DCACHE_LINESZ 32
141#define CONFIG_SYS_ICACHE_LINESZ 32
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200142
143#define CONFIG_NR_DRAM_BANKS 1
144
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200146#define CONFIG_FLASH_CFI_DRIVER 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200147
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200148#define CONFIG_SYS_FLASH_BASE 0x00000000
149#define CONFIG_SYS_FLASH_SIZE 0x800000
150#define CONFIG_SYS_MAX_FLASH_BANKS 1
151#define CONFIG_SYS_MAX_FLASH_SECT 135
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200152
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200154
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
156#define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
157#define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200158
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200159#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200160#define CONFIG_ENV_SIZE 65536
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200162
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200164
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_MALLOC_LEN (256*1024)
166#define CONFIG_SYS_DMA_ALLOC_LEN (16384)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200167
168/* Allow 4MB for the kernel run-time image */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200169#define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
170#define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200171
172/* Other configuration settings that shouldn't have to change all that often */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_PROMPT "U-Boot> "
174#define CONFIG_SYS_CBSIZE 256
175#define CONFIG_SYS_MAXARGS 16
176#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
177#define CONFIG_SYS_LONGHELP 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200178
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE
180#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
Haavard Skinnemoen2bcacc22007-11-22 16:51:39 +0100181
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200182#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200183
184#endif /* __CONFIG_H */