blob: 25b409b6b04eebc566e182a5c070c808e72c827c [file] [log] [blame]
Nobuhiro Iwamatsue92c95182008-03-12 12:15:29 +09001#ifndef __ASM_SH_CACHE_H
2#define __ASM_SH_CACHE_H
3
4#if defined(CONFIG_SH4) || defined(CONFIG_SH4A)
5
6#define L1_CACHE_BYTES 32
7struct __large_struct { unsigned long buf[100]; };
8#define __m(x) (*(struct __large_struct *)(x))
9
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -070010void dcache_wback_range (u32 start, u32 end)
Nobuhiro Iwamatsue92c95182008-03-12 12:15:29 +090011{
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -070012 u32 v;
Nobuhiro Iwamatsue92c95182008-03-12 12:15:29 +090013
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -070014 start &= ~(L1_CACHE_BYTES - 1);
15 for (v = start; v < end; v += L1_CACHE_BYTES) {
16 asm volatile ("ocbwb %0": /* no output */
17 :"m" (__m (v)));
18 }
Nobuhiro Iwamatsue92c95182008-03-12 12:15:29 +090019}
20
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -070021void dcache_invalid_range (u32 start, u32 end)
Nobuhiro Iwamatsue92c95182008-03-12 12:15:29 +090022{
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -070023 u32 v;
Nobuhiro Iwamatsue92c95182008-03-12 12:15:29 +090024
Wolfgang Denk1aeed8d2008-04-13 09:59:26 -070025 start &= ~(L1_CACHE_BYTES - 1);
26 for (v = start; v < end; v += L1_CACHE_BYTES) {
27 asm volatile ("ocbi %0": /* no output */
28 :"m" (__m (v)));
29 }
Nobuhiro Iwamatsue92c95182008-03-12 12:15:29 +090030}
31#endif /* CONFIG_SH4 || CONFIG_SH4A */
32
33#endif /* __ASM_SH_CACHE_H */