blob: a1549cd048277d38959796321f7dfd898ea4442a [file] [log] [blame]
Parthiban Nallathambid2d11912019-04-10 16:35:32 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Board configuration file for Phytec phyBOARD-i.MX6ULL-Segin SBC
4 * Copyright (C) 2019 Parthiban Nallathambi <parthitce@gmail.com>
5 *
6 * Based on include/configs/xpress.h:
7 * Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
8 */
9#ifndef __PCL063_ULL_H
10#define __PCL063_ULL_H
11
12#include <linux/sizes.h>
Simon Glass1af3c7f2020-05-10 11:40:09 -060013#include <linux/stringify.h>
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020014#include "mx6_common.h"
15
16/* SPL options */
17#include "imx6_spl.h"
18
19#define CONFIG_SYS_FSL_USDHC_NUM 2
20
21/* Size of malloc() pool */
22#define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M)
23
24/* Environment settings */
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020025
26/* Environment in SD */
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020027#define MMC_ROOTFS_DEV 0
28#define MMC_ROOTFS_PART 2
29
30/* Console configs */
31#define CONFIG_MXC_UART_BASE UART1_BASE
32
33/* MMC Configs */
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020034
35#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
36#define CONFIG_SUPPORT_EMMC_BOOT
37
38/* I2C configs */
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020039
40/* Miscellaneous configurable options */
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020041
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020042#define CONFIG_SYS_HZ 1000
43
44/* Physical Memory Map */
45#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
46#define PHYS_SDRAM_SIZE SZ_256M
47
48#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
49#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
50#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
51
52#define CONFIG_SYS_INIT_SP_OFFSET \
53 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
54#define CONFIG_SYS_INIT_SP_ADDR \
55 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
56
57/* NAND */
58#define CONFIG_SYS_MAX_NAND_DEVICE 1
59#define CONFIG_SYS_NAND_BASE 0x40000000
60
61/* USB Configs */
62#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
63#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
64#define CONFIG_MXC_USB_FLAGS 0
65#define CONFIG_USB_MAX_CONTROLLER_COUNT 1
66
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020067#define ENV_MMC \
68 "mmcdev=" __stringify(MMC_ROOTFS_DEV) "\0" \
69 "mmcpart=" __stringify(MMC_ROOTFS_PART) "\0" \
70 "fitpart=1\0" \
71 "bootdelay=3\0" \
72 "silent=1\0" \
73 "optargs=rw rootwait\0" \
74 "mmcautodetect=yes\0" \
75 "mmcrootfstype=ext4\0" \
76 "mmcfit_name=fitImage\0" \
77 "mmcloadfit=fatload mmc ${mmcdev}:${fitpart} ${fit_addr} " \
78 "${mmcfit_name}\0" \
79 "mmcargs=setenv bootargs " \
80 "root=/dev/mmcblk${mmcdev}p${mmcpart} ${optargs} " \
81 "console=${console} rootfstype=${mmcrootfstype}\0" \
82 "mmc_mmc_fit=run mmcloadfit;run mmcargs addcon; bootm ${fit_addr}\0" \
83
84/* Default environment */
85#define CONFIG_EXTRA_ENV_SETTINGS \
86 "fdt_high=0xffffffff\0" \
87 "console=ttymxc0,115200n8\0" \
88 "addcon=setenv bootargs ${bootargs} console=${console},${baudrate}\0" \
89 "fit_addr=0x82000000\0" \
90 ENV_MMC
91
92#define CONFIG_BOOTCOMMAND "run mmc_mmc_fit"
93
94#define BOOT_TARGET_DEVICES(func) \
95 func(MMC, mmc, 0) \
96 func(MMC, mmc, 1) \
97 func(DHCP, dhcp, na)
98
99#include <config_distro_bootcmd.h>
100
101#endif /* __PCL063_ULL_H */