blob: ac3d6bd3437f26859ee80d41b60ac3397fc041e9 [file] [log] [blame]
Bartlomiej Siekafa1df302007-07-11 20:11:07 +02001/*
2 * (C) Copyright 2003-2007
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02005 * SPDX-License-Identifier: GPL-2.0+
Bartlomiej Siekafa1df302007-07-11 20:11:07 +02006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11/*
12 * High Level Configuration Options
13 */
14#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
15#define CONFIG_MPC5200 1 /* (more precisely an MPC5200 CPU) */
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +020016#define CONFIG_CM5200 1 /* ... on CM5200 platform */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020017
Wolfgang Denk2ae18242010-10-06 09:05:45 +020018#define CONFIG_SYS_TEXT_BASE 0xfc000000
19
Becky Bruce31d82672008-05-08 19:02:12 -050020#define CONFIG_HIGH_BATS 1 /* High BATs supported */
21
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020022/*
23 * Supported commands
24 */
Wolfgang Denkafaac862007-08-12 14:27:39 +020025#include <config_cmd_default.h>
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020026
Wolfgang Denkafaac862007-08-12 14:27:39 +020027#define CONFIG_CMD_ASKENV
28#define CONFIG_CMD_BSP
29#define CONFIG_CMD_DATE
30#define CONFIG_CMD_DHCP
31#define CONFIG_CMD_DIAG
32#define CONFIG_CMD_FAT
33#define CONFIG_CMD_I2C
34#define CONFIG_CMD_JFFS2
35#define CONFIG_CMD_MII
36#define CONFIG_CMD_NFS
37#define CONFIG_CMD_PING
38#define CONFIG_CMD_REGINFO
39#define CONFIG_CMD_SNTP
40#define CONFIG_CMD_USB
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020041
42/*
43 * Serial console configuration
44 */
45#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
46#define CONFIG_BAUDRATE 57600 /* ... at 57600 bps */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020047#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +020048#define CONFIG_SILENT_CONSOLE 1 /* needed to silence i2c_init() */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020049
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020050/*
51 * Ethernet configuration
52 */
53#define CONFIG_MPC5xxx_FEC 1
Ben Warren86321fc2009-02-05 23:58:25 -080054#define CONFIG_MPC5xxx_FEC_MII100
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020055#define CONFIG_PHY_ADDR 0x00
56#define CONFIG_ENV_OVERWRITE 1 /* allow overwriting of ethaddr */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020057/* use misc_init_r() to read ethaddr from I2C EEPROM (see CONFIG_SYS_I2C_EEPROM) */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020058#define CONFIG_MISC_INIT_R 1
59#define CONFIG_MAC_OFFSET 0x35 /* MAC address offset in I2C EEPROM */
60
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020061/*
62 * POST support
63 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020064#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | CONFIG_SYS_POST_CPU | CONFIG_SYS_POST_I2C)
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020065#define MPC5XXX_SRAM_POST_SIZE (MPC5XXX_SRAM_SIZE - 4)
66/* List of I2C addresses to be verified by POST */
Peter Tyser60aaaa02010-10-22 00:20:30 -050067#define CONFIG_SYS_POST_I2C_ADDRS {CONFIG_SYS_I2C_SLAVE, \
68 CONFIG_SYS_I2C_IO, \
69 CONFIG_SYS_I2C_EEPROM}
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020070
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020071/* display image timestamps */
72#define CONFIG_TIMESTAMP 1
73
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020074/*
75 * Autobooting
76 */
77#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
78#define CONFIG_PREBOOT "echo;" \
79 "echo Type \"run net_nfs_fdt\" to mount root filesystem over NFS;" \
80 "echo"
81#undef CONFIG_BOOTARGS
82
83/*
84 * Default environment settings
85 */
86#define CONFIG_EXTRA_ENV_SETTINGS \
87 "netdev=eth0\0" \
Bartlomiej Siekafa1df302007-07-11 20:11:07 +020088 "netmask=255.255.0.0\0" \
89 "ipaddr=192.168.160.33\0" \
90 "serverip=192.168.1.1\0" \
91 "gatewayip=192.168.1.1\0" \
92 "console=ttyPSC0\0" \
93 "u-boot_addr=100000\0" \
94 "kernel_addr=200000\0" \
95 "kernel_addr_flash=fc0c0000\0" \
96 "fdt_addr=400000\0" \
97 "fdt_addr_flash=fc0a0000\0" \
98 "ramdisk_addr=500000\0" \
99 "rootpath=/opt/eldk-4.1/ppc_6xx\0" \
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200100 "u-boot=/tftpboot/cm5200/u-boot.bin\0" \
101 "bootfile_fdt=/tftpboot/cm5200/uImage\0" \
102 "fdt_file=/tftpboot/cm5200/cm5200.dtb\0" \
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200103 "load=tftp ${u-boot_addr} ${u-boot}\0" \
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200104 "update=prot off fc000000 +${filesize}; " \
105 "era fc000000 +${filesize}; " \
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200106 "cp.b ${u-boot_addr} fc000000 ${filesize}; " \
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200107 "prot on fc000000 +${filesize}\0" \
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200108 "nfsargs=setenv bootargs root=/dev/nfs rw " \
109 "nfsroot=${serverip}:${rootpath}\0" \
110 "flashargs=setenv bootargs root=/dev/mtdblock5 rw\0" \
111 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
112 "addinit=setenv bootargs ${bootargs} init=/linuxrc\0" \
113 "addcons=setenv bootargs ${bootargs} " \
114 "console=${console},${baudrate}\0" \
115 "addip=setenv bootargs ${bootargs} " \
116 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
117 "${netmask}:${hostname}:${netdev}:off panic=1\0" \
118 "flash_flash=run flashargs addinit addip addcons;" \
119 "bootm ${kernel_addr_flash} - ${fdt_addr_flash}\0" \
120 "net_nfs_fdt=tftp ${kernel_addr} ${bootfile_fdt}; " \
121 "tftp ${fdt_addr} ${fdt_file}; run nfsargs addip " \
122 "addcons; bootm ${kernel_addr} - ${fdt_addr}\0" \
123 ""
124#define CONFIG_BOOTCOMMAND "run flash_flash"
125
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200126/*
127 * Low level configuration
128 */
129
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200130/*
131 * Clock configuration
132 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* SYS_XTAL_IN = 33MHz */
134#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK 1 /* IPB = 133MHz */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200135
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200136/*
137 * Memory map
138 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_MBAR 0xF0000000
140#define CONFIG_SYS_SDRAM_BASE 0x00000000
141#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200142
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_LOWBOOT 1
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200144
145/* Use ON-Chip SRAM until RAM will be available */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200147#ifdef CONFIG_POST
148/* preserve space for the post_word at end of on-chip SRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200149#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_POST_SIZE
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200150#else
Wolfgang Denk553f0982010-10-26 13:32:32 +0200151#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200152#endif
153
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200154#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200155#define CONFIG_BOARD_TYPES 1 /* we use board_type */
156
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200158
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200159#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_MONITOR_LEN (384 << 10) /* 384 kB for Monitor */
161#define CONFIG_SYS_MALLOC_LEN (256 << 10) /* 256 kB for malloc() */
162#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* initial mem map for Linux */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200163
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200164/*
165 * Flash configuration
166 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200168#define CONFIG_FLASH_CFI_DRIVER 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200169#define CONFIG_SYS_FLASH_BASE 0xfc000000
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200170/* we need these despite using CFI */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
172#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sectors on one chip */
173#define CONFIG_SYS_FLASH_SIZE 0x02000000 /* 32 MiB */
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200174
175
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
177#define CONFIG_SYS_RAMBOOT 1
178#undef CONFIG_SYS_LOWBOOT
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200179#endif
180
181
182/*
183 * Chip selects configuration
184 */
185/* Boot Chipselect */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
187#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
188#define CONFIG_SYS_BOOTCS_CFG 0x00087D31 /* for pci_clk = 33 MHz */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200189/* use board_early_init_r to enable flash write in CS_BOOT */
190#define CONFIG_BOARD_EARLY_INIT_R
191
192/* Flash memory addressing */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200193#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
194#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200195
196/* No burst, dead cycle = 1 for CS0 (Flash) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_CS_BURST 0x00000000
198#define CONFIG_SYS_CS_DEADCYCLE 0x00000001
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200199
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200200/*
201 * SDRAM configuration
202 * settings for k4s561632E-xx75, assuming XLB = 132 MHz
203 */
204#define SDRAM_MODE 0x00CD0000 /* CASL 3, burst length 8 */
205#define SDRAM_CONTROL 0x514F0000
206#define SDRAM_CONFIG1 0xE2333900
207#define SDRAM_CONFIG2 0x8EE70000
208
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200209/*
210 * MTD configuration
211 */
Stefan Roese68d7d652009-03-19 13:30:36 +0100212#define CONFIG_CMD_MTDPARTS 1
Stefan Roese942556a2009-05-12 14:32:58 +0200213#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
214#define CONFIG_FLASH_CFI_MTD
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200215#define MTDIDS_DEFAULT "nor0=cm5200-0"
216#define MTDPARTS_DEFAULT "mtdparts=cm5200-0:" \
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200217 "384k(uboot),128k(env)," \
218 "128k(redund_env),128k(dtb)," \
219 "2m(kernel),27904k(rootfs)," \
220 "-(config)"
221
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200222/*
223 * I2C configuration
224 */
225#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #2 */
227#define CONFIG_SYS_I2C_SPEED 40000 /* 40 kHz */
228#define CONFIG_SYS_I2C_SLAVE 0x0
229#define CONFIG_SYS_I2C_IO 0x38 /* PCA9554AD I2C I/O port address */
230#define CONFIG_SYS_I2C_EEPROM 0x53 /* I2C EEPROM device address */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200231
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200232/*
233 * RTC configuration
234 */
235#define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
236
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200237/*
238 * USB configuration
239 */
240#define CONFIG_USB_OHCI 1
241#define CONFIG_USB_STORAGE 1
242#define CONFIG_USB_CLOCK 0x0001BBBB
243#define CONFIG_USB_CONFIG 0x00001000
244/* Partitions (for USB) */
245#define CONFIG_MAC_PARTITION 1
246#define CONFIG_DOS_PARTITION 1
247#define CONFIG_ISO_PARTITION 1
248
249/*
250 * Invoke our last_stage_init function - needed by fwupdate
251 */
252#define CONFIG_LAST_STAGE_INIT 1
253
254/*
255 * Environment settings
256 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200257#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200258#define CONFIG_ENV_SIZE 0x10000
259#define CONFIG_ENV_SECT_SIZE 0x20000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200261/* Configuration of redundant environment */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200262#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
263#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200264
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200265/*
266 * Pin multiplexing configuration
267 */
268
269/*
270 * CS1/GPIO_WKUP_6: GPIO (default)
271 * ALTs: CAN1 on I2C1, CAN2 on TIMER0/1
272 * IRDA/PSC6: UART
273 * Ether: Ethernet 100Mbit with MD
274 * PCI_DIS: PCI controller disabled
275 * USB: USB
276 * PSC3: SPI with UART3
277 * PSC2: UART
278 * PSC1: UART
279 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200280#define CONFIG_SYS_GPS_PORT_CONFIG 0x10559C44
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200281
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200282/*
283 * Miscellaneous configurable options
284 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_LONGHELP 1 /* undef to save memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200286#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
287#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
288#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
289#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200290
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200291#define CONFIG_SYS_ALT_MEMTEST 1
292#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
293#define CONFIG_SYS_MEMTEST_END 0x03f00000 /* 1 .. 63 MiB in SDRAM */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200294
295#define CONFIG_LOOPW 1
296
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200297#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200298
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200299/*
300 * Various low-level settings
301 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200302#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
303#define CONFIG_SYS_HID0_FINAL HID0_ICE
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200304
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200305#define CONFIG_SYS_XLB_PIPELINING 1 /* enable transaction pipeling */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200306
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200307/*
308 * Cache Configuration
309 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200310#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
Wolfgang Denkafaac862007-08-12 14:27:39 +0200311#ifdef CONFIG_CMD_KGDB
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200312#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200313#endif
314
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200315/*
316 * Flat Device Tree support
317 */
Bartlomiej Sieka86b116b2007-08-03 12:08:16 +0200318#define CONFIG_OF_LIBFDT 1
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200319#define CONFIG_OF_BOARD_SETUP 1
Bartlomiej Siekafa1df302007-07-11 20:11:07 +0200320#define OF_CPU "PowerPC,5200@0"
321#define OF_SOC "soc5200@f0000000"
322#define OF_TBCLK (bd->bi_busfreq / 4)
323#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
324
325#endif /* __CONFIG_H */