Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / ad756314797c16fa5dca23e115aab881011f164f / . / include / asm-blackfin / cplb.h
blob: e36af2da3df434eb1f0882453ead1b9be74c9e2e [file] [log] [blame]
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]1/*
2 * cplb.h - defines for managing CPLB tables
Wolfgang Denk6cb142f2006-03-12 02:12:27 +0100[diff] [blame]3 *
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]4 * Copyright (c) 2002-2007 Analog Devices Inc.
Wolfgang Denk6cb142f2006-03-12 02:12:27 +0100[diff] [blame]5 *
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]6 * Licensed under the GPL-2 or later.
7 */
Wolfgang Denk6cb142f2006-03-12 02:12:27 +0100[diff] [blame]8
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]9#ifndef __ASM_BLACKFIN_CPLB_H__
10#define __ASM_BLACKFIN_CPLB_H__
Wolfgang Denk6cb142f2006-03-12 02:12:27 +0100[diff] [blame]11
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]12#include <asm/mach-common/bits/mpu.h>
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]13
Wolfgang Denk6cb142f2006-03-12 02:12:27 +0100[diff] [blame]14#define CPLB_ENABLE_ICACHE_P 0
15#define CPLB_ENABLE_DCACHE_P 1
16#define CPLB_ENABLE_DCACHE2_P 2
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]17#define CPLB_ENABLE_CPLBS_P 3 /* Deprecated! */
Wolfgang Denk6cb142f2006-03-12 02:12:27 +0100[diff] [blame]18#define CPLB_ENABLE_ICPLBS_P 4
19#define CPLB_ENABLE_DCPLBS_P 5
20
21#define CPLB_ENABLE_ICACHE (1<<CPLB_ENABLE_ICACHE_P)
22#define CPLB_ENABLE_DCACHE (1<<CPLB_ENABLE_DCACHE_P)
23#define CPLB_ENABLE_DCACHE2 (1<<CPLB_ENABLE_DCACHE2_P)
24#define CPLB_ENABLE_CPLBS (1<<CPLB_ENABLE_CPLBS_P)
25#define CPLB_ENABLE_ICPLBS (1<<CPLB_ENABLE_ICPLBS_P)
26#define CPLB_ENABLE_DCPLBS (1<<CPLB_ENABLE_DCPLBS_P)
27#define CPLB_ENABLE_ANY_CPLBS CPLB_ENABLE_CPLBS | \
28 CPLB_ENABLE_ICPLBS | \
29 CPLB_ENABLE_DCPLBS
30
31#define CPLB_RELOADED 0x0000
32#define CPLB_NO_UNLOCKED 0x0001
33#define CPLB_NO_ADDR_MATCH 0x0002
34#define CPLB_PROT_VIOL 0x0003
35
36#define CPLB_DEF_CACHE CPLB_L1_CHBL | CPLB_WT
37#define CPLB_CACHE_ENABLED CPLB_L1_CHBL | CPLB_DIRTY
38
39#define CPLB_ALL_ACCESS CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR
40
41#define CPLB_I_PAGE_MGMT CPLB_LOCK | CPLB_VALID
42#define CPLB_D_PAGE_MGMT CPLB_LOCK | CPLB_ALL_ACCESS | CPLB_VALID
43#define CPLB_DNOCACHE CPLB_ALL_ACCESS | CPLB_VALID
44#define CPLB_DDOCACHE CPLB_DNOCACHE | CPLB_DEF_CACHE
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]45#define CPLB_INOCACHE CPLB_USER_RD | CPLB_VALID
46#define CPLB_IDOCACHE CPLB_INOCACHE | CPLB_L1_CHBL
Wolfgang Denk6cb142f2006-03-12 02:12:27 +0100[diff] [blame]47
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]48/* Data Attibutes*/
49
50#define SDRAM_IGENERIC (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID)
51#define SDRAM_IKERNEL (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)
Aubrey Li7b7e30a2007-04-05 18:33:04 +0800[diff] [blame]52#define L1_IMEMORY (PAGE_SIZE_1MB | CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]53#define SDRAM_INON_CHBL (PAGE_SIZE_4MB | CPLB_USER_RD | CPLB_VALID)
54
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]55#if ANOMALY_05000158
56# define ANOMALY_05000158_WORKAROUND 0x200
57#else
58# define ANOMALY_05000158_WORKAROUND 0
59#endif
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]60
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]61#ifdef CONFIG_DCACHE_WB /*Write Back Policy */
62#define SDRAM_DGENERIC (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
63#define SDRAM_DNON_CHBL (PAGE_SIZE_4MB | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
64#define SDRAM_DKERNEL (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_USER_RD | CPLB_USER_WR | CPLB_DIRTY | CPLB_SUPV_WR | CPLB_VALID | CPLB_LOCK | ANOMALY_05000158_WORKAROUND)
65#define L1_DMEMORY (PAGE_SIZE_4MB | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
66#define SDRAM_EBIU (PAGE_SIZE_4MB | CPLB_DIRTY | CPLB_USER_RD | CPLB_USER_WR | CPLB_SUPV_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]67
68#else /*Write Through */
Mike Frysingerd4d77302008-02-04 19:26:55 -0500[diff] [blame]69#define SDRAM_DGENERIC (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
70#define SDRAM_DNON_CHBL (PAGE_SIZE_4MB | CPLB_WT | CPLB_L1_AOW | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
71#define SDRAM_DKERNEL (PAGE_SIZE_4MB | CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_USER_RD | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_VALID | CPLB_LOCK | ANOMALY_05000158_WORKAROUND)
72#define L1_DMEMORY (PAGE_SIZE_4MB | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
73#define SDRAM_EBIU (PAGE_SIZE_4MB | CPLB_WT | CPLB_L1_AOW | CPLB_USER_RD | CPLB_USER_WR | CPLB_SUPV_WR | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]74#endif
75
76#if defined(CONFIG_BF561)
Aubrey Li7b7e30a2007-04-05 18:33:04 +0800[diff] [blame]77#define page_descriptor_table_size (CONFIG_MEM_SIZE/4 + 1 + 4) /* SDRAM +L1 + ASYNC_Memory */
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]78#else
Aubrey Li7b7e30a2007-04-05 18:33:04 +0800[diff] [blame]79#define page_descriptor_table_size (CONFIG_MEM_SIZE/4 + 2) /* SDRAM + L1 + ASYNC_Memory */
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800[diff] [blame]80#endif
81#endif /* _CPLB_H */