Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / add396d66703c6c422353f950e584fae2a786a20 / . / drivers / net / ftmac100.h
blob: 21d339f835bf604ff6f8243ca2a212ae4e2163e8 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Po-Yu Chuang750326e2009-08-10 11:00:00 +0800[diff] [blame]2/*
3 * Faraday FTMAC100 Ethernet
4 *
5 * (C) Copyright 2009 Faraday Technology
6 * Po-Yu Chuang <ratbert@faraday-tech.com>
Po-Yu Chuang750326e2009-08-10 11:00:00 +0800[diff] [blame]7 */
8
9#ifndef __FTMAC100_H
10#define __FTMAC100_H
11
12struct ftmac100 {
13 unsigned int isr; /* 0x00 */
14 unsigned int imr; /* 0x04 */
15 unsigned int mac_madr; /* 0x08 */
16 unsigned int mac_ladr; /* 0x0c */
17 unsigned int maht0; /* 0x10 */
18 unsigned int maht1; /* 0x14 */
19 unsigned int txpd; /* 0x18 */
20 unsigned int rxpd; /* 0x1c */
21 unsigned int txr_badr; /* 0x20 */
22 unsigned int rxr_badr; /* 0x24 */
23 unsigned int itc; /* 0x28 */
24 unsigned int aptc; /* 0x2c */
25 unsigned int dblac; /* 0x30 */
26 unsigned int pad1[3]; /* 0x34 - 0x3c */
27 unsigned int pad2[16]; /* 0x40 - 0x7c */
28 unsigned int pad3[2]; /* 0x80 - 0x84 */
29 unsigned int maccr; /* 0x88 */
30 unsigned int macsr; /* 0x8c */
31 unsigned int phycr; /* 0x90 */
32 unsigned int phywdata; /* 0x94 */
33 unsigned int fcr; /* 0x98 */
34 unsigned int bpr; /* 0x9c */
35 unsigned int pad4[8]; /* 0xa0 - 0xbc */
36 unsigned int pad5; /* 0xc0 */
37 unsigned int ts; /* 0xc4 */
38 unsigned int dmafifos; /* 0xc8 */
39 unsigned int tm; /* 0xcc */
40 unsigned int pad6; /* 0xd0 */
41 unsigned int tx_mcol_scol; /* 0xd4 */
42 unsigned int rpf_aep; /* 0xd8 */
43 unsigned int xm_pg; /* 0xdc */
44 unsigned int runt_tlcc; /* 0xe0 */
45 unsigned int crcer_ftl; /* 0xe4 */
46 unsigned int rlc_rcc; /* 0xe8 */
47 unsigned int broc; /* 0xec */
48 unsigned int mulca; /* 0xf0 */
49 unsigned int rp; /* 0xf4 */
50 unsigned int xp; /* 0xf8 */
51};
52
53/*
54 * Interrupt status register & interrupt mask register
55 */
56#define FTMAC100_INT_RPKT_FINISH (1 << 0)
57#define FTMAC100_INT_NORXBUF (1 << 1)
58#define FTMAC100_INT_XPKT_FINISH (1 << 2)
59#define FTMAC100_INT_NOTXBUF (1 << 3)
60#define FTMAC100_INT_XPKT_OK (1 << 4)
61#define FTMAC100_INT_XPKT_LOST (1 << 5)
62#define FTMAC100_INT_RPKT_SAV (1 << 6)
63#define FTMAC100_INT_RPKT_LOST (1 << 7)
64#define FTMAC100_INT_AHB_ERR (1 << 8)
65#define FTMAC100_INT_PHYSTS_CHG (1 << 9)
66
67/*
68 * Automatic polling timer control register
69 */
70#define FTMAC100_APTC_RXPOLL_CNT(x) (((x) & 0xf) << 0)
71#define FTMAC100_APTC_RXPOLL_TIME_SEL (1 << 4)
72#define FTMAC100_APTC_TXPOLL_CNT(x) (((x) & 0xf) << 8)
73#define FTMAC100_APTC_TXPOLL_TIME_SEL (1 << 12)
74
75/*
76 * MAC control register
77 */
78#define FTMAC100_MACCR_XDMA_EN (1 << 0)
79#define FTMAC100_MACCR_RDMA_EN (1 << 1)
80#define FTMAC100_MACCR_SW_RST (1 << 2)
81#define FTMAC100_MACCR_LOOP_EN (1 << 3)
82#define FTMAC100_MACCR_CRC_DIS (1 << 4)
83#define FTMAC100_MACCR_XMT_EN (1 << 5)
84#define FTMAC100_MACCR_ENRX_IN_HALFTX (1 << 6)
85#define FTMAC100_MACCR_RCV_EN (1 << 8)
86#define FTMAC100_MACCR_HT_MULTI_EN (1 << 9)
87#define FTMAC100_MACCR_RX_RUNT (1 << 10)
88#define FTMAC100_MACCR_RX_FTL (1 << 11)
89#define FTMAC100_MACCR_RCV_ALL (1 << 12)
90#define FTMAC100_MACCR_CRC_APD (1 << 14)
91#define FTMAC100_MACCR_FULLDUP (1 << 15)
92#define FTMAC100_MACCR_RX_MULTIPKT (1 << 16)
93#define FTMAC100_MACCR_RX_BROADPKT (1 << 17)
94
95/*
Sergei Antonovadd396d2023-02-03 22:09:04 +0300[diff] [blame^]96 * PHY control register
97 */
98#define FTMAC100_PHYCR_MIIRDATA 0xffff
99#define FTMAC100_PHYCR_PHYAD(x) (((x) & 0x1f) << 16)
100#define FTMAC100_PHYCR_REGAD(x) (((x) & 0x1f) << 21)
101#define FTMAC100_PHYCR_MIIWR BIT(27)
102#define FTMAC100_PHYCR_MIIRD BIT(26)
103
104/*
Po-Yu Chuang750326e2009-08-10 11:00:00 +0800[diff] [blame]105 * Transmit descriptor, aligned to 16 bytes
106 */
107struct ftmac100_txdes {
108 unsigned int txdes0;
109 unsigned int txdes1;
110 unsigned int txdes2; /* TXBUF_BADR */
111 unsigned int txdes3; /* not used by HW */
112} __attribute__ ((aligned(16)));
113
114#define FTMAC100_TXDES0_TXPKT_LATECOL (1 << 0)
115#define FTMAC100_TXDES0_TXPKT_EXSCOL (1 << 1)
116#define FTMAC100_TXDES0_TXDMA_OWN (1 << 31)
117
118#define FTMAC100_TXDES1_TXBUF_SIZE(x) ((x) & 0x7ff)
119#define FTMAC100_TXDES1_LTS (1 << 27)
120#define FTMAC100_TXDES1_FTS (1 << 28)
121#define FTMAC100_TXDES1_TX2FIC (1 << 29)
122#define FTMAC100_TXDES1_TXIC (1 << 30)
123#define FTMAC100_TXDES1_EDOTR (1 << 31)
124
125/*
126 * Receive descriptor, aligned to 16 bytes
127 */
128struct ftmac100_rxdes {
129 unsigned int rxdes0;
130 unsigned int rxdes1;
131 unsigned int rxdes2; /* RXBUF_BADR */
132 unsigned int rxdes3; /* not used by HW */
133} __attribute__ ((aligned(16)));
134
135#define FTMAC100_RXDES0_RFL(des) ((des) & 0x7ff)
136#define FTMAC100_RXDES0_MULTICAST (1 << 16)
137#define FTMAC100_RXDES0_BROADCAST (1 << 17)
138#define FTMAC100_RXDES0_RX_ERR (1 << 18)
139#define FTMAC100_RXDES0_CRC_ERR (1 << 19)
140#define FTMAC100_RXDES0_FTL (1 << 20)
141#define FTMAC100_RXDES0_RUNT (1 << 21)
142#define FTMAC100_RXDES0_RX_ODD_NB (1 << 22)
143#define FTMAC100_RXDES0_LRS (1 << 28)
144#define FTMAC100_RXDES0_FRS (1 << 29)
145#define FTMAC100_RXDES0_RXDMA_OWN (1 << 31)
146
147#define FTMAC100_RXDES1_RXBUF_SIZE(x) ((x) & 0x7ff)
148#define FTMAC100_RXDES1_EDORR (1 << 31)
149
150#endif /* __FTMAC100_H */