blob: bf472b3c8be0eeba53756b6c399e0f45a17a9aff [file] [log] [blame]
Dirk Behmead9bc8e2009-01-28 21:39:58 +01001/*
Sanjeev Premi741de262011-10-25 06:11:29 +00002 * Configuration settings for the TI OMAP3 EVM board.
3 *
4 * Copyright (C) 2006-2011 Texas Instruments Incorporated - http://www.ti.com/
5 *
Dirk Behmead9bc8e2009-01-28 21:39:58 +01006 * Author :
7 * Manikandan Pillai <mani.pillai@ti.com>
8 * Derived from Beagle Board and 3430 SDP code by
9 * Richard Woodruff <r-woodruff2@ti.com>
10 * Syed Mohammed Khasim <khasim@ti.com>
11 *
12 * Manikandan Pillai <mani.pillai@ti.com>
13 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +020014 * SPDX-License-Identifier: GPL-2.0+
Dirk Behmead9bc8e2009-01-28 21:39:58 +010015 */
16
Sanjeev Premi741de262011-10-25 06:11:29 +000017#ifndef __OMAP3EVM_CONFIG_H
18#define __OMAP3EVM_CONFIG_H
19
20#include <asm/arch/cpu.h>
Nishanth Menon987ec582015-03-09 17:12:04 -050021#include <asm/arch/omap.h>
Sanjeev Premi741de262011-10-25 06:11:29 +000022
Sanjeev Premi741de262011-10-25 06:11:29 +000023/* ----------------------------------------------------------------------------
Bin Menga1875592016-02-05 19:30:11 -080024 * Supported U-Boot commands
Sanjeev Premi741de262011-10-25 06:11:29 +000025 * ----------------------------------------------------------------------------
26 */
Tom Rini1ee6d312012-05-21 11:20:47 +000027
Sanjeev Premi39708842011-10-25 06:11:30 +000028#define CONFIG_CMD_JFFS2
Sanjeev Premi741de262011-10-25 06:11:29 +000029
Sanjeev Premi39708842011-10-25 06:11:30 +000030#define CONFIG_CMD_NAND
Sanjeev Premi741de262011-10-25 06:11:29 +000031
Sanjeev Premi741de262011-10-25 06:11:29 +000032/* ----------------------------------------------------------------------------
Bin Menga1875592016-02-05 19:30:11 -080033 * Supported U-Boot features
Sanjeev Premi741de262011-10-25 06:11:29 +000034 * ----------------------------------------------------------------------------
35 */
36#define CONFIG_SYS_LONGHELP
Sanjeev Premi741de262011-10-25 06:11:29 +000037
38/* Display CPU and Board information */
39#define CONFIG_DISPLAY_CPUINFO
40#define CONFIG_DISPLAY_BOARDINFO
41
42/* Allow to overwrite serial and ethaddr */
43#define CONFIG_ENV_OVERWRITE
44
45/* Add auto-completion support */
46#define CONFIG_AUTO_COMPLETE
47
48/* ----------------------------------------------------------------------------
49 * Supported hardware
50 * ----------------------------------------------------------------------------
51 */
52
53/* MMC */
54#define CONFIG_MMC
55#define CONFIG_GENERIC_MMC
56#define CONFIG_OMAP_HSMMC
Tom Rini673283f2011-11-18 12:48:09 +000057
58/* SPL */
59#define CONFIG_SPL_MMC_SUPPORT
Tom Rini673283f2011-11-18 12:48:09 +000060#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */
61#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */
Paul Kocialkowskie2ccdf82014-11-08 23:14:55 +010062#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
Guillaume GARDET205b4f32014-10-15 17:53:11 +020063#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Tom Rini673283f2011-11-18 12:48:09 +000064
65/* Partition tables */
Sanjeev Premi35e3f6d2011-11-16 10:20:50 -050066#define CONFIG_EFI_PARTITION
Tom Rini673283f2011-11-18 12:48:09 +000067#define CONFIG_DOS_PARTITION
Sanjeev Premi741de262011-10-25 06:11:29 +000068
69/* USB
70 *
Paul Kocialkowski95de1e22015-08-04 17:04:06 +020071 * Enable CONFIG_USB_MUSB_HCD for Host functionalities MSC, keyboard
72 * Enable CONFIG_USB_MUSB_UDD for Device functionalities.
Sanjeev Premi741de262011-10-25 06:11:29 +000073 */
74#define CONFIG_USB_OMAP3
Paul Kocialkowski95de1e22015-08-04 17:04:06 +020075#define CONFIG_USB_MUSB_HCD
76/* #define CONFIG_USB_MUSB_UDC */
Sanjeev Premi741de262011-10-25 06:11:29 +000077
Tom Rini673283f2011-11-18 12:48:09 +000078/* NAND SPL */
79#define CONFIG_SPL_NAND_SIMPLE
80#define CONFIG_SPL_NAND_SUPPORT
Scott Wood6f2f01b2012-09-20 19:09:07 -050081#define CONFIG_SPL_NAND_BASE
82#define CONFIG_SPL_NAND_DRIVERS
83#define CONFIG_SPL_NAND_ECC
Tom Rini673283f2011-11-18 12:48:09 +000084#define CONFIG_SYS_NAND_5_ADDR_CYCLE
85#define CONFIG_SYS_NAND_PAGE_COUNT 64
86#define CONFIG_SYS_NAND_PAGE_SIZE 2048
87#define CONFIG_SYS_NAND_OOBSIZE 64
88#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
89#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
90#define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9,\
91 10, 11, 12, 13}
92#define CONFIG_SYS_NAND_ECCSIZE 512
93#define CONFIG_SYS_NAND_ECCBYTES 3
pekon gupta3f719062013-11-18 19:03:01 +053094#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW
Tom Rini673283f2011-11-18 12:48:09 +000095#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
96#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
97
Tom Rini584550d2016-07-27 22:29:42 -040098/*
99 * High level configuration options
100 */
101#define CONFIG_OMAP /* This is TI OMAP core */
102#define CONFIG_OMAP_GPIO
103#define CONFIG_OMAP_COMMON
104/* Common ARM Erratas */
105#define CONFIG_ARM_ERRATA_454179
106#define CONFIG_ARM_ERRATA_430973
107#define CONFIG_ARM_ERRATA_621766
108
109#define CONFIG_SDRC /* The chip has SDRC controller */
110
111#define CONFIG_OMAP3_EVM /* This is a OMAP3 EVM */
112#define CONFIG_TWL4030_POWER /* with TWL4030 PMIC */
113
114/*
115 * Clock related definitions
116 */
117#define V_OSCK 26000000 /* Clock output from T2 */
118#define V_SCLK (V_OSCK >> 1)
119
120/*
121 * OMAP3 has 12 GP timers, they can be driven by the system clock
122 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
123 * This rate is divided by a local divisor.
124 */
125#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
126#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
127
128/* Size of environment - 128KB */
129#define CONFIG_ENV_SIZE (128 << 10)
130
131/* Size of malloc pool */
132#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
133
134/*
135 * Physical Memory Map
136 * Note 1: CS1 may or may not be populated
137 * Note 2: SDRAM size is expected to be at least 32MB
138 */
139#define CONFIG_NR_DRAM_BANKS 2
140#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
141#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
142
143/* Limits for memtest */
144#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
145#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
146 0x01F00000) /* 31MB */
147
148/* Default load address */
149#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
150
Sanjeev Premi741de262011-10-25 06:11:29 +0000151/* -----------------------------------------------------------------------------
Tom Rini584550d2016-07-27 22:29:42 -0400152 * Hardware drivers
Sanjeev Premi741de262011-10-25 06:11:29 +0000153 * -----------------------------------------------------------------------------
154 */
Tom Rini584550d2016-07-27 22:29:42 -0400155
156/*
157 * NS16550 Configuration
158 */
159#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
160
161#define CONFIG_SYS_NS16550_SERIAL
162#define CONFIG_SYS_NS16550_REG_SIZE (-4)
163#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
164
165/*
166 * select serial console configuration
167 */
168#define CONFIG_CONS_INDEX 1
169#define CONFIG_SERIAL1 1 /* UART1 on OMAP3 EVM */
170#define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
171#define CONFIG_BAUDRATE 115200
172#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
173 115200}
174
175/*
176 * I2C
177 */
178#define CONFIG_SYS_I2C
179#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
180#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
181#define CONFIG_SYS_I2C_OMAP34XX
182
183/*
184 * PISMO support
185 */
186/* Monitor at start of flash - Reserve 2 sectors */
187#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
188
189#define CONFIG_SYS_MONITOR_LEN (256 << 10)
190
191/* Start location & size of environment */
192#define ONENAND_ENV_OFFSET 0x260000
193#define SMNAND_ENV_OFFSET 0x260000
194
195#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
196
197/*
198 * NAND
199 */
200/* Physical address to access NAND */
201#define CONFIG_SYS_NAND_ADDR NAND_BASE
202
203/* Physical address to access NAND at CS0 */
204#define CONFIG_SYS_NAND_BASE NAND_BASE
205
206/* Max number of NAND devices */
207#define CONFIG_SYS_MAX_NAND_DEVICE 1
208#define CONFIG_SYS_NAND_BUSWIDTH_16BIT
209/* Timeout values (in ticks) */
210#define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
211#define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
212
213/* Flash banks JFFS2 should use */
214#define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
215 CONFIG_SYS_MAX_NAND_DEVICE)
216
217#define CONFIG_SYS_JFFS2_MEM_NAND
218#define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
219#define CONFIG_SYS_JFFS2_NUM_BANKS 1
220
221#define CONFIG_JFFS2_NAND
222/* nand device jffs2 lives on */
223#define CONFIG_JFFS2_DEV "nand0"
224/* Start of jffs2 partition */
225#define CONFIG_JFFS2_PART_OFFSET 0x680000
226/* Size of jffs2 partition */
227#define CONFIG_JFFS2_PART_SIZE 0xf980000
228
229/*
230 * USB
231 */
232#ifdef CONFIG_USB_OMAP3
233
234#ifdef CONFIG_USB_MUSB_HCD
235
Tom Rini584550d2016-07-27 22:29:42 -0400236#define CONGIG_CMD_STORAGE
237
238#ifdef CONFIG_USB_KEYBOARD
239#define CONFIG_SYS_USB_EVENT_POLL
240#define CONFIG_PREBOOT "usb start"
241#endif /* CONFIG_USB_KEYBOARD */
242
243#endif /* CONFIG_USB_MUSB_HCD */
244
245#ifdef CONFIG_USB_MUSB_UDC
246/* USB device configuration */
247#define CONFIG_USB_DEVICE
248#define CONFIG_USB_TTY
249#define CONFIG_SYS_CONSOLE_IS_IN_ENV
250
251/* Change these to suit your needs */
252#define CONFIG_USBD_VENDORID 0x0451
253#define CONFIG_USBD_PRODUCTID 0x5678
254#define CONFIG_USBD_MANUFACTURER "Texas Instruments"
255#define CONFIG_USBD_PRODUCT_NAME "EVM"
256#endif /* CONFIG_USB_MUSB_UDC */
257
258#endif /* CONFIG_USB_OMAP3 */
259
260/* ----------------------------------------------------------------------------
261 * U-Boot features
262 * ----------------------------------------------------------------------------
263 */
264#define CONFIG_SYS_MAXARGS 16 /* max args for a command */
265
266#define CONFIG_MISC_INIT_R
267
268#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
269#define CONFIG_SETUP_MEMORY_TAGS
270#define CONFIG_INITRD_TAG
271#define CONFIG_REVISION_TAG
272
273/* Size of Console IO buffer */
274#define CONFIG_SYS_CBSIZE 512
275
276/* Size of print buffer */
277#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
278 sizeof(CONFIG_SYS_PROMPT) + 16)
279
280/* Size of bootarg buffer */
281#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
282
283#define CONFIG_BOOTFILE "uImage"
284
285/*
286 * NAND / OneNAND
287 */
288#if defined(CONFIG_CMD_NAND)
289#define CONFIG_SYS_FLASH_BASE NAND_BASE
290
291#define CONFIG_NAND_OMAP_GPMC
292#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
293#elif defined(CONFIG_CMD_ONENAND)
294#define CONFIG_SYS_FLASH_BASE ONENAND_MAP
295#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
296#endif
297
298#if !defined(CONFIG_ENV_IS_NOWHERE)
299#if defined(CONFIG_CMD_NAND)
300#define CONFIG_ENV_IS_IN_NAND
301#elif defined(CONFIG_CMD_ONENAND)
302#define CONFIG_ENV_IS_IN_ONENAND
303#define CONFIG_ENV_OFFSET ONENAND_ENV_OFFSET
304#endif
305#endif /* CONFIG_ENV_IS_NOWHERE */
306
307#define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET
308
309#if defined(CONFIG_CMD_NET)
310
311/* Ethernet (SMSC9115 from SMSC9118 family) */
312#define CONFIG_SMC911X
313#define CONFIG_SMC911X_32_BIT
314#define CONFIG_SMC911X_BASE 0x2C000000
315
316/* BOOTP fields */
317#define CONFIG_BOOTP_SUBNETMASK 0x00000001
318#define CONFIG_BOOTP_GATEWAY 0x00000002
319#define CONFIG_BOOTP_HOSTNAME 0x00000004
320#define CONFIG_BOOTP_BOOTPATH 0x00000010
321
322#endif /* CONFIG_CMD_NET */
323
324/* Support for relocation */
325#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
326#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
327#define CONFIG_SYS_INIT_RAM_SIZE 0x800
328#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
329 CONFIG_SYS_INIT_RAM_SIZE - \
330 GENERATED_GBL_DATA_SIZE)
331
332/* -----------------------------------------------------------------------------
333 * Board specific
334 * -----------------------------------------------------------------------------
335 */
336#define CONFIG_SYS_NO_FLASH
337
338/* Uncomment to define the board revision statically */
339/* #define CONFIG_STATIC_BOARD_REV OMAP3EVM_BOARD_GEN_2 */
340
Tom Rini584550d2016-07-27 22:29:42 -0400341/* Defines for SPL */
342#define CONFIG_SPL_FRAMEWORK
343#define CONFIG_SPL_TEXT_BASE 0x40200800
Tom Rinifa2f81b2016-08-26 13:30:43 -0400344#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
345 CONFIG_SPL_TEXT_BASE)
Tom Rini584550d2016-07-27 22:29:42 -0400346
347#define CONFIG_SPL_BSS_START_ADDR 0x80000000
348#define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */
349
350#define CONFIG_SPL_BOARD_INIT
351#define CONFIG_SPL_LIBCOMMON_SUPPORT
352#define CONFIG_SPL_LIBDISK_SUPPORT
353#define CONFIG_SPL_I2C_SUPPORT
354#define CONFIG_SPL_LIBGENERIC_SUPPORT
355#define CONFIG_SPL_SERIAL_SUPPORT
356#define CONFIG_SPL_POWER_SUPPORT
357#define CONFIG_SPL_OMAP3_ID_NAND
358#define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds"
359
360/*
361 * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
362 * 64 bytes before this address should be set aside for u-boot.img's
363 * header. That is 0x800FFFC0--0x80100000 should not be used for any
364 * other needs.
365 */
366#define CONFIG_SYS_TEXT_BASE 0x80100000
367#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
368#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000
Sanjeev Premiee8e2252011-10-25 06:11:28 +0000369
370/* -----------------------------------------------------------------------------
371 * Default environment
372 * -----------------------------------------------------------------------------
Tom Rixfccc0fc2009-06-28 12:52:31 -0500373 */
Sanjeev Premi136cf922009-05-15 23:48:37 +0200374
Dirk Behmead9bc8e2009-01-28 21:39:58 +0100375#define CONFIG_EXTRA_ENV_SETTINGS \
376 "loadaddr=0x82000000\0" \
Ajay Kumar Gupta73c86402009-11-04 15:58:23 -0600377 "usbtty=cdc_acm\0" \
Vaibhav Hiremathdcc4f382011-09-03 21:42:35 -0400378 "mmcdev=0\0" \
Sanjeev Premieffeda52011-09-23 05:25:28 +0000379 "console=ttyO0,115200n8\0" \
Dirk Behmead9bc8e2009-01-28 21:39:58 +0100380 "mmcargs=setenv bootargs console=${console} " \
381 "root=/dev/mmcblk0p2 rw " \
382 "rootfstype=ext3 rootwait\0" \
383 "nandargs=setenv bootargs console=${console} " \
384 "root=/dev/mtdblock4 rw " \
385 "rootfstype=jffs2\0" \
Vaibhav Hiremathdcc4f382011-09-03 21:42:35 -0400386 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
Dirk Behmead9bc8e2009-01-28 21:39:58 +0100387 "bootscript=echo Running bootscript from mmc ...; " \
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200388 "source ${loadaddr}\0" \
Vaibhav Hiremathdcc4f382011-09-03 21:42:35 -0400389 "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
Dirk Behmead9bc8e2009-01-28 21:39:58 +0100390 "mmcboot=echo Booting from mmc ...; " \
391 "run mmcargs; " \
392 "bootm ${loadaddr}\0" \
393 "nandboot=echo Booting from nand ...; " \
394 "run nandargs; " \
395 "onenand read ${loadaddr} 280000 400000; " \
396 "bootm ${loadaddr}\0" \
397
398#define CONFIG_BOOTCOMMAND \
Andrew Bradford66968112012-10-01 05:06:52 +0000399 "mmc dev ${mmcdev}; if mmc rescan; then " \
Dirk Behmead9bc8e2009-01-28 21:39:58 +0100400 "if run loadbootscript; then " \
401 "run bootscript; " \
402 "else " \
403 "if run loaduimage; then " \
404 "run mmcboot; " \
405 "else run nandboot; " \
406 "fi; " \
407 "fi; " \
408 "else run nandboot; fi"
409
Sanjeev Premi741de262011-10-25 06:11:29 +0000410#endif /* __OMAP3EVM_CONFIG_H */