blob: 5244b9cf5cc8e200943553a193754bf0cd095f40 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +00002/*
3 * Embest/Timll DevKit3250 board configuration file
4 *
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +03005 * Copyright (C) 2011-2015 Vladimir Zapolskiy <vz@mleia.com>
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +00006 */
7
8#ifndef __CONFIG_DEVKIT3250_H__
9#define __CONFIG_DEVKIT3250_H__
10
11/* SoC and board defines */
Alexey Brodkin1ace4022014-02-26 17:47:58 +040012#include <linux/sizes.h>
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000013#include <asm/arch/cpu.h>
14
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000015/*
16 * Memory configurations
17 */
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000018#define CONFIG_SYS_SDRAM_BASE EMC_DYCS0_BASE
19#define CONFIG_SYS_SDRAM_SIZE SZ_64M
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000020
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000021/*
Vladimir Zapolskiy6cbaf4c2015-12-19 23:41:23 +020022 * DMA
23 */
Vladimir Zapolskiy6cbaf4c2015-12-19 23:41:23 +020024
25/*
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030026 * GPIO
27 */
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030028
29/*
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000030 * NOR Flash
31 */
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000032#define CONFIG_SYS_FLASH_BASE EMC_CS0_BASE
33#define CONFIG_SYS_FLASH_SIZE SZ_4M
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000034
35/*
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030036 * NAND controller
37 */
Tom Rini4e590942022-11-12 17:36:51 -050038#define CFG_SYS_NAND_BASE SLC_NAND_BASE
39#define CFG_SYS_NAND_BASE_LIST { CFG_SYS_NAND_BASE }
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030040
41/*
42 * NAND chip timings
43 */
44#define CONFIG_LPC32XX_NAND_SLC_WDR_CLKS 14
45#define CONFIG_LPC32XX_NAND_SLC_WWIDTH 66666666
46#define CONFIG_LPC32XX_NAND_SLC_WHOLD 200000000
47#define CONFIG_LPC32XX_NAND_SLC_WSETUP 50000000
48#define CONFIG_LPC32XX_NAND_SLC_RDR_CLKS 14
49#define CONFIG_LPC32XX_NAND_SLC_RWIDTH 66666666
50#define CONFIG_LPC32XX_NAND_SLC_RHOLD 200000000
51#define CONFIG_LPC32XX_NAND_SLC_RSETUP 50000000
52
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030053/*
Vladimir Zapolskiy6cbaf4c2015-12-19 23:41:23 +020054 * USB
55 */
Vladimir Zapolskiy6cbaf4c2015-12-19 23:41:23 +020056#define CONFIG_USB_ISP1301_I2C_ADDR 0x2d
Vladimir Zapolskiy6cbaf4c2015-12-19 23:41:23 +020057
58/*
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000059 * U-Boot General Configurations
60 */
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000061
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030062/*
63 * Pass open firmware flat tree
64 */
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030065
66/*
67 * Environment
68 */
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030069
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030070#define CONFIG_EXTRA_ENV_SETTINGS \
Vladimir Zapolskiy768ddee2015-07-18 01:47:10 +030071 "ethaddr=00:01:90:00:C0:81\0" \
72 "dtbaddr=0x81000000\0" \
73 "nfsroot=/opt/projects/images/vladimir/oe/devkit3250/rootfs\0" \
74 "tftpdir=vladimir/oe/devkit3250\0" \
75 "userargs=oops=panic\0"
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000076
77/*
78 * U-Boot Commands
79 */
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000080
Simon Glass98463902022-10-20 18:22:39 -060081/* U-Boot will be 0x60000 bytes, loaded and run at CONFIG_TEXT_BASE */
Tom Rini4e590942022-11-12 17:36:51 -050082#define CFG_SYS_NAND_U_BOOT_SIZE 0x60000
Vladimir Zapolskiye9b3ce32015-07-18 01:47:11 +030083
Tom Rini4e590942022-11-12 17:36:51 -050084#define CFG_SYS_NAND_U_BOOT_START CONFIG_TEXT_BASE
85#define CFG_SYS_NAND_U_BOOT_DST CONFIG_TEXT_BASE
Vladimir Zapolskiye9b3ce32015-07-18 01:47:11 +030086
87/* See common/spl/spl.c spl_set_header_raw_uboot() */
Vladimir Zapolskiye9b3ce32015-07-18 01:47:11 +030088
89/*
Vladimir Zapolskiy463ec1c2012-04-19 04:33:10 +000090 * Include SoC specific configuration
91 */
92#include <asm/arch/config.h>
93
94#endif /* __CONFIG_DEVKIT3250_H__*/