blob: bf87bac30021a72dbe914997b0483a734c7e55cc [file] [log] [blame]
Stefan Roese0299c902015-10-20 15:14:47 +02001/*
2 * Copyright (C) 2015 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_CLEARFOG_H
8#define _CONFIG_CLEARFOG_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
Stefan Roese0299c902015-10-20 15:14:47 +020013
14#define CONFIG_DISPLAY_BOARDINFO_LATE
15
16/*
17 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
18 * for DDR ECC byte filling in the SPL before loading the main
19 * U-Boot into it.
20 */
21#define CONFIG_SYS_TEXT_BASE 0x00800000
22#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
23
24/*
25 * Commands configuration
26 */
Stefan Roese0299c902015-10-20 15:14:47 +020027
28/* I2C */
29#define CONFIG_SYS_I2C
30#define CONFIG_SYS_I2C_MVTWSI
31#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
32#define CONFIG_SYS_I2C_SLAVE 0x0
33#define CONFIG_SYS_I2C_SPEED 100000
34
35/* SPI NOR flash default params, used by sf commands */
Jon Nettleton962b8fe2017-11-13 07:04:30 +020036#define CONFIG_SF_DEFAULT_BUS 1
Stefan Roese0299c902015-10-20 15:14:47 +020037
38/*
39 * SDIO/MMC Card Configuration
40 */
Stefan Roese0299c902015-10-20 15:14:47 +020041#define CONFIG_SYS_MMC_BASE MVEBU_SDIO_BASE
42
43/* Partition support */
Stefan Roese0299c902015-10-20 15:14:47 +020044
45/* Additional FS support/configuration */
46#define CONFIG_SUPPORT_VFAT
47
48/* USB/EHCI configuration */
49#define CONFIG_EHCI_IS_TDI
50
51#define CONFIG_ENV_MIN_ENTRIES 128
52
53/* Environment in MMC */
Stefan Roese0299c902015-10-20 15:14:47 +020054#define CONFIG_SYS_MMC_ENV_DEV 0
55#define CONFIG_ENV_SECT_SIZE 0x200
56#define CONFIG_ENV_SIZE 0x10000
57/*
58 * For SD - reserve 1 LBA for MBR + 1M for u-boot image. The MMC/eMMC
59 * boot image starts @ LBA-0.
60 * As result in MMC/eMMC case it will be a 1 sector gap between u-boot
61 * image and environment
62 */
63#define CONFIG_ENV_OFFSET 0xf0000
64#define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET
65
66#define CONFIG_PHY_MARVELL /* there is a marvell phy */
67#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
68
69/* PCIe support */
70#ifndef CONFIG_SPL_BUILD
Stefan Roese0299c902015-10-20 15:14:47 +020071#define CONFIG_PCI_MVEBU
Stefan Roese0299c902015-10-20 15:14:47 +020072#define CONFIG_PCI_SCAN_SHOW
73#endif
74
Stefan Roese0299c902015-10-20 15:14:47 +020075#define CONFIG_SYS_ALT_MEMTEST
76
77/* Keep device tree and initrd in lower memory so the kernel can access them */
Patrick Wildtf3d9ec22017-05-10 15:12:34 +020078#define RELOCATION_LIMITS_ENV_SETTINGS \
Stefan Roese0299c902015-10-20 15:14:47 +020079 "fdt_high=0x10000000\0" \
80 "initrd_high=0x10000000\0"
81
82/* SPL */
83/*
84 * Select the boot device here
85 *
86 * Currently supported are:
87 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
88 * SPL_BOOT_SDIO_MMC_CARD - Booting via SDIO/MMC card (partition 1)
89 */
90#define SPL_BOOT_SPI_NOR_FLASH 1
91#define SPL_BOOT_SDIO_MMC_CARD 2
92#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SDIO_MMC_CARD
93
94/* Defines for SPL */
95#define CONFIG_SPL_FRAMEWORK
96#define CONFIG_SPL_SIZE (140 << 10)
97#define CONFIG_SPL_TEXT_BASE 0x40000030
98#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
99
100#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
101#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
102
103#ifdef CONFIG_SPL_BUILD
104#define CONFIG_SYS_MALLOC_SIMPLE
105#endif
106
107#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
108#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
109
Stefan Roese0299c902015-10-20 15:14:47 +0200110#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SPI_NOR_FLASH
111/* SPL related SPI defines */
Stefan Roese0299c902015-10-20 15:14:47 +0200112#define CONFIG_SPL_SPI_LOAD
Stefan Roese0299c902015-10-20 15:14:47 +0200113#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
114#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
115#endif
116
117#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SDIO_MMC_CARD
118/* SPL related MMC defines */
Stefan Roese0299c902015-10-20 15:14:47 +0200119#define CONFIG_SYS_MMC_U_BOOT_OFFS (160 << 10)
120#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_MMC_U_BOOT_OFFS
Stefan Roese0299c902015-10-20 15:14:47 +0200121#ifdef CONFIG_SPL_BUILD
122#define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
123#endif
124#endif
125
Stefan Roese0299c902015-10-20 15:14:47 +0200126/*
127 * mv-common.h should be defined after CMD configs since it used them
128 * to enable certain macros
129 */
130#include "mv-common.h"
131
Patrick Wildtf3d9ec22017-05-10 15:12:34 +0200132/* Include the common distro boot environment */
133#ifndef CONFIG_SPL_BUILD
134#include <config_distro_defaults.h>
135
136#ifdef CONFIG_MMC
137#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
138#else
139#define BOOT_TARGET_DEVICES_MMC(func)
140#endif
141
142#ifdef CONFIG_USB_STORAGE
143#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
144#else
145#define BOOT_TARGET_DEVICES_USB(func)
146#endif
147
148#define BOOT_TARGET_DEVICES(func) \
149 BOOT_TARGET_DEVICES_MMC(func) \
150 BOOT_TARGET_DEVICES_USB(func) \
151 func(PXE, pxe, na) \
152 func(DHCP, dhcp, na)
153
154#define KERNEL_ADDR_R __stringify(0x800000)
155#define FDT_ADDR_R __stringify(0x100000)
156#define RAMDISK_ADDR_R __stringify(0x1800000)
157#define SCRIPT_ADDR_R __stringify(0x200000)
158#define PXEFILE_ADDR_R __stringify(0x300000)
159
160#define LOAD_ADDRESS_ENV_SETTINGS \
161 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
162 "fdt_addr_r=" FDT_ADDR_R "\0" \
163 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0" \
164 "scriptaddr=" SCRIPT_ADDR_R "\0" \
165 "pxefile_addr_r=" PXEFILE_ADDR_R "\0"
166
167#include <config_distro_bootcmd.h>
168
169#define CONFIG_EXTRA_ENV_SETTINGS \
170 RELOCATION_LIMITS_ENV_SETTINGS \
171 LOAD_ADDRESS_ENV_SETTINGS \
172 "fdtfile=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
173 "console=ttyS0,115200\0" \
174 BOOTENV
175
176#endif /* CONFIG_SPL_BUILD */
177
Stefan Roese0299c902015-10-20 15:14:47 +0200178#endif /* _CONFIG_CLEARFOG_H */