blob: d20d881eaf377f4be636b6fc82c90729c9c3753d [file] [log] [blame]
Michael Schwingen66a43442008-01-16 19:53:23 +01001/*
2 * (C) Copyright 2007
3 * Michael Schwingen, michael@schwingen.org
4 *
5 * (C) Copyright 2006
6 * Stefan Roese, DENX Software Engineering, sr@denx.de.
7 *
8 * (C) Copyright 2002
9 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
10 *
11 * (C) Copyright 2002
12 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
13 * Marius Groeger <mgroeger@sysgo.de>
14 *
15 * See file CREDITS for list of people who contributed to this
16 * project.
17 *
18 * This program is free software; you can redistribute it and/or
19 * modify it under the terms of the GNU General Public License as
20 * published by the Free Software Foundation; either version 2 of
21 * the License, or (at your option) any later version.
22 *
23 * This program is distributed in the hope that it will be useful,
24 * but WITHOUT ANY WARRANTY; without even the implied warranty of
25 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
26 * GNU General Public License for more details.
27 *
28 * You should have received a copy of the GNU General Public License
29 * along with this program; if not, write to the Free Software
30 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
31 * MA 02111-1307 USA
32 */
33
34#include <common.h>
35#include <command.h>
36#include <malloc.h>
37#include <asm/arch/ixp425.h>
Michael Schwingen080b7642011-05-23 00:00:07 +020038#include <asm/io.h>
Michael Schwingen66a43442008-01-16 19:53:23 +010039#include <miiphy.h>
Michael Schwingen080b7642011-05-23 00:00:07 +020040#ifdef CONFIG_PCI
41#include <pci.h>
42#include <asm/arch/ixp425pci.h>
43#endif
Michael Schwingen66a43442008-01-16 19:53:23 +010044
45#include "actux4_hw.h"
46
47DECLARE_GLOBAL_DATA_PTR;
48
Michael Schwingen080b7642011-05-23 00:00:07 +020049int board_early_init_f(void)
50{
51 writel(0xbd113c42, IXP425_EXP_CS1);
52 return 0;
53}
54
55int board_init(void)
Michael Schwingen66a43442008-01-16 19:53:23 +010056{
57 gd->bd->bi_arch_number = MACH_TYPE_ACTUX4;
58
59 /* adress of boot parameters */
60 gd->bd->bi_boot_params = 0x00000100;
61
Michael Schwingen080b7642011-05-23 00:00:07 +020062 GPIO_OUTPUT_CLEAR(CONFIG_SYS_GPIO_nPWRON);
63 GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_nPWRON);
Michael Schwingen66a43442008-01-16 19:53:23 +010064
Michael Schwingen080b7642011-05-23 00:00:07 +020065 GPIO_OUTPUT_CLEAR(CONFIG_SYS_GPIO_IORST);
66 GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_IORST);
Michael Schwingen66a43442008-01-16 19:53:23 +010067
68 /* led not populated on board*/
Michael Schwingen080b7642011-05-23 00:00:07 +020069 GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_LED3);
70 GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_LED3);
Michael Schwingen66a43442008-01-16 19:53:23 +010071
72 /* middle LED */
Michael Schwingen080b7642011-05-23 00:00:07 +020073 GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_LED2);
74 GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_LED2);
Michael Schwingen66a43442008-01-16 19:53:23 +010075
76 /* right LED */
77 /* weak pulldown = LED weak on */
Michael Schwingen080b7642011-05-23 00:00:07 +020078 GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_LED1);
79 GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_LED1);
Michael Schwingen66a43442008-01-16 19:53:23 +010080
81 /* Setup GPIO's for Interrupt inputs */
Michael Schwingen080b7642011-05-23 00:00:07 +020082 GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_USBINTA);
83 GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_USBINTB);
84 GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_USBINTC);
85 GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_RTCINT);
86 GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_PCI_INTA);
87 GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_PCI_INTB);
Michael Schwingen66a43442008-01-16 19:53:23 +010088
Michael Schwingen080b7642011-05-23 00:00:07 +020089 GPIO_INT_ACT_LOW_SET(CONFIG_SYS_GPIO_USBINTA);
90 GPIO_INT_ACT_LOW_SET(CONFIG_SYS_GPIO_USBINTB);
91 GPIO_INT_ACT_LOW_SET(CONFIG_SYS_GPIO_USBINTC);
92 GPIO_INT_ACT_LOW_SET(CONFIG_SYS_GPIO_RTCINT);
93 GPIO_INT_ACT_LOW_SET(CONFIG_SYS_GPIO_PCI_INTA);
94 GPIO_INT_ACT_LOW_SET(CONFIG_SYS_GPIO_PCI_INTB);
Michael Schwingen66a43442008-01-16 19:53:23 +010095
96 /* Setup GPIO's for 33MHz clock output */
Michael Schwingen080b7642011-05-23 00:00:07 +020097 writel(0x011001FF, IXP425_GPIO_GPCLKR);
98 GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_EXTBUS_CLK);
99 GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_PCI_CLK);
Michael Schwingen66a43442008-01-16 19:53:23 +0100100
Michael Schwingen080b7642011-05-23 00:00:07 +0200101 udelay(10000);
102 GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_IORST);
103 udelay(10000);
104 GPIO_OUTPUT_CLEAR(CONFIG_SYS_GPIO_IORST);
105 udelay(10000);
106 GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_IORST);
Michael Schwingen66a43442008-01-16 19:53:23 +0100107
108 return 0;
109}
110
111/* Check Board Identity */
Michael Schwingen080b7642011-05-23 00:00:07 +0200112int checkboard(void)
Michael Schwingen66a43442008-01-16 19:53:23 +0100113{
Michael Schwingen080b7642011-05-23 00:00:07 +0200114 puts("Board: AcTux-4\n");
115 return 0;
Michael Schwingen66a43442008-01-16 19:53:23 +0100116}
117
Michael Schwingen080b7642011-05-23 00:00:07 +0200118int dram_init(void)
Michael Schwingen66a43442008-01-16 19:53:23 +0100119{
Michael Schwingen080b7642011-05-23 00:00:07 +0200120 gd->ram_size = get_ram_size(CONFIG_SYS_SDRAM_BASE, 128<<20);
121 return 0;
Michael Schwingen66a43442008-01-16 19:53:23 +0100122}
123
Michael Schwingen080b7642011-05-23 00:00:07 +0200124#ifdef CONFIG_PCI
125struct pci_controller hose;
126
127void pci_init_board(void)
128{
129 pci_ixp_init(&hose);
130}
131#endif
132
Michael Schwingen66a43442008-01-16 19:53:23 +0100133/*
134 * Hardcoded flash setup:
135 * Flash 0 is a non-CFI SST 39VF020 flash, 8 bit flash / 8 bit bus.
136 * Flash 1 is an Intel *16 flash using the CFI driver.
137 */
Michael Schwingen080b7642011-05-23 00:00:07 +0200138ulong board_flash_get_legacy(ulong base, int banknum, flash_info_t *info)
Michael Schwingen66a43442008-01-16 19:53:23 +0100139{
140 if (banknum == 0) { /* non-CFI boot flash */
141 info->portwidth = 1;
142 info->chipwidth = 1;
143 info->interface = FLASH_CFI_X8;
144 return 1;
145 } else
146 return 0;
147}