blob: 342d53fee0b9363901161353496669ded74aa30c [file] [log] [blame]
Stefano Babiceae49882011-01-20 08:05:15 +00001/*
2 * (C) Copyright 2010, Stefano Babic <sbabic@denx.de>
3 *
4 * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
5 *
6 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
7 *
8 * Configuration for the MX35pdk Freescale board.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29#include <asm/arch/imx-regs.h>
30
31 /* High Level Configuration Options */
32#define CONFIG_ARM1136 /* This is an arm1136 CPU core */
33#define CONFIG_MX35
Stefano Babiceae49882011-01-20 08:05:15 +000034
35#define CONFIG_DISPLAY_CPUINFO
Stefano Babiceae49882011-01-20 08:05:15 +000036
37/* Set TEXT at the beginning of the NOR flash */
38#define CONFIG_SYS_TEXT_BASE 0xA0000000
Stefano Babic0792a362012-04-01 03:23:01 +000039#define CONFIG_SYS_CACHELINE_SIZE 32
Stefano Babiceae49882011-01-20 08:05:15 +000040
Stefano Babiceae49882011-01-20 08:05:15 +000041#define CONFIG_BOARD_EARLY_INIT_F
Helmut Raiger9660e442011-10-20 04:19:47 +000042#define CONFIG_BOARD_LATE_INIT
Stefano Babiceae49882011-01-20 08:05:15 +000043
44#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
45#define CONFIG_REVISION_TAG
46#define CONFIG_SETUP_MEMORY_TAGS
47#define CONFIG_INITRD_TAG
48
49/*
50 * Size of malloc() pool
51 */
52#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
53
54/*
55 * Hardware drivers
56 */
57#define CONFIG_HARD_I2C
58#define CONFIG_I2C_MXC
Troy Kiskyde6f6042012-04-24 17:33:25 +000059#define CONFIG_SYS_I2C_BASE I2C1_BASE_ADDR
Stefano Babiceae49882011-01-20 08:05:15 +000060#define CONFIG_SYS_I2C_SPEED 100000
Stefano Babiceae49882011-01-20 08:05:15 +000061#define CONFIG_MXC_SPI
Stefano Babica4adedd2011-08-21 11:00:32 +020062#define CONFIG_MXC_GPIO
Stefano Babiceae49882011-01-20 08:05:15 +000063
64
65/*
66 * PMIC Configs
67 */
Ɓukasz Majewskibe3b51a2012-11-13 03:22:14 +000068#define CONFIG_POWER
69#define CONFIG_POWER_I2C
70#define CONFIG_POWER_FSL
Stefano Babiceae49882011-01-20 08:05:15 +000071#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x08
Fabio Estevamd28d6a92011-10-25 01:35:37 +000072#define CONFIG_RTC_MC13XXX
Stefano Babiceae49882011-01-20 08:05:15 +000073
74/*
75 * MFD MC9SDZ60
76 */
77#define CONFIG_FSL_MC9SDZ60
78#define CONFIG_SYS_FSL_MC9SDZ60_I2C_ADDR 0x69
79
80/*
81 * UART (console)
82 */
83#define CONFIG_MXC_UART
Stefano Babic40f6fff2011-11-22 15:22:39 +010084#define CONFIG_MXC_UART_BASE UART1_BASE
Stefano Babiceae49882011-01-20 08:05:15 +000085
86/* allow to overwrite serial and ethaddr */
87#define CONFIG_ENV_OVERWRITE
88#define CONFIG_CONS_INDEX 1
89#define CONFIG_BAUDRATE 115200
Stefano Babiceae49882011-01-20 08:05:15 +000090
91/*
92 * Command definition
93 */
94
95#include <config_cmd_default.h>
96
97#define CONFIG_CMD_PING
98#define CONFIG_CMD_DHCP
99#define CONFIG_BOOTP_SUBNETMASK
100#define CONFIG_BOOTP_GATEWAY
101#define CONFIG_BOOTP_DNS
102
103#define CONFIG_CMD_NAND
Stefano Babic0792a362012-04-01 03:23:01 +0000104#define CONFIG_CMD_CACHE
Stefano Babiceae49882011-01-20 08:05:15 +0000105
106#define CONFIG_CMD_I2C
107#define CONFIG_CMD_SPI
108#define CONFIG_CMD_MII
109#define CONFIG_CMD_NET
110#define CONFIG_NET_RETRY_COUNT 100
Fabio Estevamd28d6a92011-10-25 01:35:37 +0000111#define CONFIG_CMD_DATE
Stefano Babiceae49882011-01-20 08:05:15 +0000112
Stefano Babic32925392012-09-05 21:47:42 +0000113#define CONFIG_CMD_MMC
114#define CONFIG_DOS_PARTITION
115#define CONFIG_EFI_PARTITION
116#define CONFIG_CMD_EXT2
117#define CONFIG_CMD_FAT
118
Stefano Babiceae49882011-01-20 08:05:15 +0000119#define CONFIG_BOOTDELAY 3
120
121#define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
122
123/*
124 * Ethernet on the debug board (SMC911)
125 */
126#define CONFIG_SMC911X
127#define CONFIG_SMC911X_16_BIT 1
128#define CONFIG_SMC911X_BASE CS5_BASE_ADDR
129
130#define CONFIG_HAS_ETH1
Stefano Babiceae49882011-01-20 08:05:15 +0000131#define CONFIG_ETHPRIME
132
133/*
134 * Ethernet on SOC (FEC)
135 */
136#define CONFIG_FEC_MXC
137#define IMX_FEC_BASE FEC_BASE_ADDR
138#define CONFIG_FEC_MXC_PHYADDR 0x1F
139
140#define CONFIG_MII
Stefano Babiceae49882011-01-20 08:05:15 +0000141
142#define CONFIG_ARP_TIMEOUT 200UL
143
144/*
145 * Miscellaneous configurable options
146 */
147#define CONFIG_SYS_LONGHELP /* undef to save memory */
148#define CONFIG_SYS_PROMPT "MX35 U-Boot > "
149#define CONFIG_CMDLINE_EDITING
150#define CONFIG_SYS_HUSH_PARSER /* Use the HUSH parser */
Stefano Babiceae49882011-01-20 08:05:15 +0000151
152#define CONFIG_AUTO_COMPLETE
153#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
154/* Print Buffer Size */
155#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
156#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
157#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
158
159#define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */
160#define CONFIG_SYS_MEMTEST_END 0x10000
161
162#undef CONFIG_SYS_CLKS_IN_HZ /* everything, incl board info, in Hz */
163
164#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
165
166#define CONFIG_SYS_HZ 1000
167
Stefano Babiceae49882011-01-20 08:05:15 +0000168/*
169 * Physical Memory Map
170 */
Stefano Babic6b5acfc2011-08-02 14:42:36 +0200171#define CONFIG_NR_DRAM_BANKS 2
Stefano Babiceae49882011-01-20 08:05:15 +0000172#define PHYS_SDRAM_1 CSD0_BASE_ADDR
173#define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024)
Stefano Babic6b5acfc2011-08-02 14:42:36 +0200174#define PHYS_SDRAM_2 CSD1_BASE_ADDR
175#define PHYS_SDRAM_2_SIZE (128 * 1024 * 1024)
Stefano Babiceae49882011-01-20 08:05:15 +0000176
177#define CONFIG_SYS_SDRAM_BASE CSD0_BASE_ADDR
178#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR + 0x10000)
179#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE / 2)
180#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
181 GENERATED_GBL_DATA_SIZE)
182#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
183 CONFIG_SYS_GBL_DATA_OFFSET)
184
185/*
186 * MTD Command for mtdparts
187 */
188#define CONFIG_CMD_MTDPARTS
189#define CONFIG_MTD_DEVICE
190#define CONFIG_FLASH_CFI_MTD
191#define CONFIG_MTD_PARTITIONS
192#define MTDIDS_DEFAULT "nand0=mxc_nand,nor0=physmap-flash.0"
193#define MTDPARTS_DEFAULT "mtdparts=mxc_nand:1m(boot),5m(linux)," \
194 "96m(root),8m(cfg),1938m(user);" \
195 "physmap-flash.0:512k(b),4m(k),30m(u),28m(r)"
196
197/*
198 * FLASH and environment organization
199 */
200#define CONFIG_SYS_FLASH_BASE CS0_BASE_ADDR
201#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
202#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
203/* Monitor at beginning of flash */
204#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
205#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
206
207#define CONFIG_ENV_SECT_SIZE (128 * 1024)
208#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
209
210/* Address and size of Redundant Environment Sector */
211#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
212#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
213
214#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
215 CONFIG_SYS_MONITOR_LEN)
216
217#define CONFIG_ENV_IS_IN_FLASH
218
219#if defined(CONFIG_FSL_ENV_IN_NAND)
220 #define CONFIG_ENV_IS_IN_NAND
221 #define CONFIG_ENV_OFFSET (1024 * 1024)
222#endif
223
224/*
225 * CFI FLASH driver setup
226 */
227#define CONFIG_SYS_FLASH_CFI /* Flash memory is CFI compliant */
228#define CONFIG_FLASH_CFI_DRIVER
229
230/* A non-standard buffered write algorithm */
231#define CONFIG_FLASH_SPANSION_S29WS_N
232#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* faster */
233#define CONFIG_SYS_FLASH_PROTECTION /* Use hardware sector protection */
234
235/*
236 * NAND FLASH driver setup
237 */
238#define CONFIG_NAND_MXC
Stefano Babiceae49882011-01-20 08:05:15 +0000239#define CONFIG_MXC_NAND_REGS_BASE (NFC_BASE_ADDR)
240#define CONFIG_SYS_MAX_NAND_DEVICE 1
241#define CONFIG_SYS_NAND_BASE (NFC_BASE_ADDR)
242#define CONFIG_MXC_NAND_HWECC
243#define CONFIG_SYS_NAND_LARGEPAGE
244
Stefano Babic32925392012-09-05 21:47:42 +0000245/* mmc driver */
246#define CONFIG_MMC
247#define CONFIG_GENERIC_MMC
248#define CONFIG_FSL_ESDHC
249#define CONFIG_SYS_FSL_ESDHC_ADDR 0
250#define CONFIG_SYS_FSL_ESDHC_NUM 1
251
Stefano Babiceae49882011-01-20 08:05:15 +0000252/*
253 * Default environment and default scripts
254 * to update uboot and load kernel
255 */
Stefano Babiceae49882011-01-20 08:05:15 +0000256
257#define CONFIG_HOSTNAME "mx35pdk"
258#define CONFIG_EXTRA_ENV_SETTINGS \
259 "netdev=eth1\0" \
260 "ethprime=smc911x\0" \
261 "nfsargs=setenv bootargs root=/dev/nfs rw " \
262 "nfsroot=${serverip}:${rootpath}\0" \
263 "ramargs=setenv bootargs root=/dev/ram rw\0" \
264 "addip_sta=setenv bootargs ${bootargs} " \
265 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
266 ":${hostname}:${netdev}:off panic=1\0" \
267 "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
268 "addip=if test -n ${ipdyn};then run addip_dyn;" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200269 "else run addip_sta;fi\0" \
Stefano Babiceae49882011-01-20 08:05:15 +0000270 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
271 "addtty=setenv bootargs ${bootargs}" \
272 " console=ttymxc0,${baudrate}\0" \
273 "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
274 "loadaddr=80800000\0" \
275 "kernel_addr_r=80800000\0" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200276 "hostname=" __stringify(CONFIG_HOSTNAME) "\0" \
277 "bootfile=" __stringify(CONFIG_HOSTNAME) "/uImage\0" \
278 "ramdisk_file=" __stringify(CONFIG_HOSTNAME) "/uRamdisk\0" \
Stefano Babiceae49882011-01-20 08:05:15 +0000279 "flash_self=run ramargs addip addtty addmtd addmisc;" \
280 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
281 "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
282 "bootm ${kernel_addr}\0" \
283 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
284 "run nfsargs addip addtty addmtd addmisc;" \
285 "bootm ${kernel_addr_r}\0" \
286 "net_self_load=tftp ${kernel_addr_r} ${bootfile};" \
287 "tftp ${ramdisk_addr_r} ${ramdisk_file};\0" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200288 "u-boot=" __stringify(CONFIG_HOSTNAME) "/u-boot.bin\0" \
Stefano Babiceae49882011-01-20 08:05:15 +0000289 "load=tftp ${loadaddr} ${u-boot}\0" \
Marek Vasut93ea89f2012-09-23 17:41:23 +0200290 "uboot_addr=" __stringify(CONFIG_SYS_MONITOR_BASE) "\0" \
Stefano Babic32925392012-09-05 21:47:42 +0000291 "update=protect off ${uboot_addr} +80000;" \
292 "erase ${uboot_addr} +80000;" \
Stefano Babiceae49882011-01-20 08:05:15 +0000293 "cp.b ${loadaddr} ${uboot_addr} ${filesize}\0" \
294 "upd=if run load;then echo Updating u-boot;if run update;" \
295 "then echo U-Boot updated;" \
296 "else echo Error updating u-boot !;" \
297 "echo Board without bootloader !!;" \
298 "fi;" \
299 "else echo U-Boot not downloaded..exiting;fi\0" \
300 "bootcmd=run net_nfs\0"
301
302#endif /* __CONFIG_H */