blob: f6097f5c1347265dfa0373b21b6f8e46b4a731a9 [file] [log] [blame]
wdenk0db5bca2003-03-31 17:27:09 +00001/*
2 * (C) Copyright 2003
3 * Martin Winistoerfer, martinwinistoerfer@gmx.ch.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
wdenk8bde7f72003-06-27 21:31:46 +000020 * Foundation,
wdenk0db5bca2003-03-31 17:27:09 +000021 */
22
23/*
24 * File: speed.c
wdenk8bde7f72003-06-27 21:31:46 +000025 *
wdenk0db5bca2003-03-31 17:27:09 +000026 * Discription: Provides cpu speed calculation
wdenk8bde7f72003-06-27 21:31:46 +000027 *
wdenk0db5bca2003-03-31 17:27:09 +000028 */
29
30#include <common.h>
31#include <mpc5xx.h>
32#include <asm/processor.h>
33
34/*
35 * Get cpu and bus clock
36 */
37int get_clocks (void)
38{
39 DECLARE_GLOBAL_DATA_PTR;
40 volatile immap_t *immr = (immap_t *) CFG_IMMR;
41
42#ifndef CONFIG_5xx_GCLK_FREQ
43 uint divf = (immr->im_clkrst.car_plprcr & PLPRCR_DIVF_MSK);
44 uint mf = ((immr->im_clkrst.car_plprcr & PLPRCR_MF_MSK) >> PLPRCR_MF_SHIFT);
45 ulong vcoout;
46
47 vcoout = (CFG_OSC_CLK / (divf + 1)) * (mf + 1) * 2;
48 if(immr->im_clkrst.car_plprcr & PLPRCR_CSRC_MSK) {
49 gd->cpu_clk = vcoout / (2^(((immr->im_clkrst.car_sccr & SCCR_DFNL_MSK) >> SCCR_DFNL_SHIFT) + 1));
50 } else {
51 gd->cpu_clk = vcoout / (2^(immr->im_clkrst.car_sccr & SCCR_DFNH_MSK));
wdenk8bde7f72003-06-27 21:31:46 +000052 }
53
wdenk0db5bca2003-03-31 17:27:09 +000054#else /* CONFIG_5xx_GCLK_FREQ */
55 gd->bus_clk = CONFIG_5xx_GCLK_FREQ;
56#endif /* CONFIG_5xx_GCLK_FREQ */
57
58 if ((immr->im_clkrst.car_sccr & SCCR_EBDF11) == 0) {
59 /* No Bus Divider active */
60 gd->bus_clk = gd->cpu_clk;
61 } else {
62 /* CLKOUT is GCLK / 2 */
63 gd->bus_clk = gd->cpu_clk / 2;
64 }
65 return (0);
66}